DE69228679T2 - Speicher, speichersteuerungsvorrichtung und speichersteuerungsverfahren zur anwendung mit einem copy-back-cachespeichersystem - Google Patents

Speicher, speichersteuerungsvorrichtung und speichersteuerungsverfahren zur anwendung mit einem copy-back-cachespeichersystem

Info

Publication number
DE69228679T2
DE69228679T2 DE69228679T DE69228679T DE69228679T2 DE 69228679 T2 DE69228679 T2 DE 69228679T2 DE 69228679 T DE69228679 T DE 69228679T DE 69228679 T DE69228679 T DE 69228679T DE 69228679 T2 DE69228679 T2 DE 69228679T2
Authority
DE
Germany
Prior art keywords
memory
memory control
copy
control device
control method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69228679T
Other languages
English (en)
Other versions
DE69228679D1 (de
Inventor
Shottan Shmuel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
AST Research Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AST Research Inc filed Critical AST Research Inc
Application granted granted Critical
Publication of DE69228679D1 publication Critical patent/DE69228679D1/de
Publication of DE69228679T2 publication Critical patent/DE69228679T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0882—Page mode

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE69228679T 1991-01-08 1992-01-07 Speicher, speichersteuerungsvorrichtung und speichersteuerungsverfahren zur anwendung mit einem copy-back-cachespeichersystem Expired - Lifetime DE69228679T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/639,245 US5247643A (en) 1991-01-08 1991-01-08 Memory control circuit for optimizing copy back/line fill operation in a copy back cache system
PCT/US1992/000317 WO1992012484A1 (en) 1991-01-08 1992-01-07 Memory control circuit for use with a copy back cache system

Publications (2)

Publication Number Publication Date
DE69228679D1 DE69228679D1 (de) 1999-04-22
DE69228679T2 true DE69228679T2 (de) 1999-07-22

Family

ID=24563314

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69228679T Expired - Lifetime DE69228679T2 (de) 1991-01-08 1992-01-07 Speicher, speichersteuerungsvorrichtung und speichersteuerungsverfahren zur anwendung mit einem copy-back-cachespeichersystem

Country Status (6)

Country Link
US (1) US5247643A (de)
EP (1) EP0566659B1 (de)
AU (1) AU1196592A (de)
CA (1) CA2100094C (de)
DE (1) DE69228679T2 (de)
WO (1) WO1992012484A1 (de)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5386526A (en) * 1991-10-18 1995-01-31 Sun Microsystems, Inc. Cache memory controller and method for reducing CPU idle time by fetching data during a cache fill
US5390308A (en) * 1992-04-15 1995-02-14 Rambus, Inc. Method and apparatus for address mapping of dynamic random access memory
JPH05324546A (ja) * 1992-05-18 1993-12-07 Canon Inc 情報処理システム
US5519839A (en) * 1992-10-02 1996-05-21 Compaq Computer Corp. Double buffering operations between the memory bus and the expansion bus of a computer system
US5749092A (en) * 1993-03-18 1998-05-05 Intel Corporation Method and apparatus for using a direct memory access unit and a data cache unit in a microprocessor
US5524233A (en) * 1993-03-31 1996-06-04 Intel Corporation Method and apparatus for controlling an external cache memory wherein the cache controller is responsive to an interagent communication for performing cache control operations
EP0694844B1 (de) * 1994-07-28 1999-09-15 Sun Microsystems, Inc. Addressierung mit einer niedrigen Anzahl von Speicherstiften für Cache- und Haupt-Speicher
US5669014A (en) * 1994-08-29 1997-09-16 Intel Corporation System and method having processor with selectable burst or no-burst write back mode depending upon signal indicating the system is configured to accept bit width larger than the bus width
US5895496A (en) * 1994-11-18 1999-04-20 Apple Computer, Inc. System for an method of efficiently controlling memory accesses in a multiprocessor computer system
USRE38514E1 (en) 1994-11-18 2004-05-11 Apple Computer, Inc. System for and method of efficiently controlling memory accesses in a multiprocessor computer system
US5687350A (en) * 1995-02-10 1997-11-11 International Business Machines Corporation Protocol and system for performing line-fill address during copy-back operation
TW388982B (en) * 1995-03-31 2000-05-01 Samsung Electronics Co Ltd Memory controller which executes read and write commands out of order
US5666494A (en) * 1995-03-31 1997-09-09 Samsung Electronics Co., Ltd. Queue management mechanism which allows entries to be processed in any order
US5638534A (en) * 1995-03-31 1997-06-10 Samsung Electronics Co., Ltd. Memory controller which executes read and write commands out of order
JP3352577B2 (ja) * 1995-12-21 2002-12-03 インターナショナル・ビジネス・マシーンズ・コーポレーション 記憶装置
US5805843A (en) * 1996-02-01 1998-09-08 Qualcomm Incorporated Microprocessor bus interface unit for interfacing an N-bit microprocessor bus to an M-bit memory device
US6636954B2 (en) * 2000-06-02 2003-10-21 Fujitsu Limited Method and apparatus for inter-disk copy processing, and a computer product
US6708259B1 (en) * 2001-02-02 2004-03-16 Cradle Technologies, Inc. Programmable wake up of memory transfer controllers in a memory transfer engine
US7035966B2 (en) 2001-08-30 2006-04-25 Micron Technology, Inc. Processing system with direct memory transfer
US6976130B2 (en) * 2003-01-31 2005-12-13 Faraday Technology Corp. Cache controller unit architecture and applied method
US20100222125A1 (en) * 2003-03-13 2010-09-02 Nyman Timothy B Lottery Transaction Device, System and Method with Paperless Wagering and Payment of Winnings
US8250295B2 (en) 2004-01-05 2012-08-21 Smart Modular Technologies, Inc. Multi-rank memory module that emulates a memory module having a different number of ranks
US7289386B2 (en) 2004-03-05 2007-10-30 Netlist, Inc. Memory module decoder
US7286436B2 (en) * 2004-03-05 2007-10-23 Netlist, Inc. High-density memory module utilizing low-density memory components
US7916574B1 (en) 2004-03-05 2011-03-29 Netlist, Inc. Circuit providing load isolation and memory domain translation for memory module
US7532537B2 (en) * 2004-03-05 2009-05-12 Netlist, Inc. Memory module with a circuit providing load isolation and memory domain translation
US7330941B2 (en) * 2005-03-23 2008-02-12 Qualcomm Incorporated Global modified indicator to reduce power consumption on cache miss
US8154901B1 (en) 2008-04-14 2012-04-10 Netlist, Inc. Circuit providing load isolation and noise reduction
US8417870B2 (en) 2009-07-16 2013-04-09 Netlist, Inc. System and method of increasing addressable memory space on a memory board
US8516185B2 (en) 2009-07-16 2013-08-20 Netlist, Inc. System and method utilizing distributed byte-wise buffers on a memory module
US9128632B2 (en) 2009-07-16 2015-09-08 Netlist, Inc. Memory module with distributed data buffers and method of operation
JP2011065732A (ja) * 2009-09-18 2011-03-31 Elpida Memory Inc 半導体記憶装置
CN110428855B (zh) 2013-07-27 2023-09-22 奈特力斯股份有限公司 具有本地分别同步的内存模块

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4933835A (en) * 1985-02-22 1990-06-12 Intergraph Corporation Apparatus for maintaining consistency of a cache memory with a primary memory
US4803621A (en) * 1986-07-24 1989-02-07 Sun Microsystems, Inc. Memory access system
US4933837A (en) * 1986-12-01 1990-06-12 Advanced Micro Devices, Inc. Methods and apparatus for optimizing instruction processing in computer systems employing a combination of instruction cache and high speed consecutive transfer memories
US4894770A (en) * 1987-06-01 1990-01-16 Massachusetts Institute Of Technology Set associative memory
US5022004A (en) * 1988-10-28 1991-06-04 Apollo Computer, Inc. Method and apparatus for DRAM memory performance enhancement
US5043874A (en) * 1989-02-03 1991-08-27 Digital Equipment Corporation Memory configuration for use with means for interfacing a system control unit for a multi-processor system with the system main memory
NL8901307A (nl) * 1989-05-25 1990-12-17 Philips Nv Omzetinrichting voor een foto-, dia- respektievelijk filmnegatief-televisie-omzetting.

Also Published As

Publication number Publication date
EP0566659B1 (de) 1999-03-17
CA2100094A1 (en) 1992-07-09
WO1992012484A1 (en) 1992-07-23
DE69228679D1 (de) 1999-04-22
CA2100094C (en) 2001-04-03
EP0566659A4 (de) 1995-07-19
AU1196592A (en) 1992-08-17
US5247643A (en) 1993-09-21
EP0566659A1 (de) 1993-10-27

Similar Documents

Publication Publication Date Title
DE69228679T2 (de) Speicher, speichersteuerungsvorrichtung und speichersteuerungsverfahren zur anwendung mit einem copy-back-cachespeichersystem
DE68929229D1 (de) Steuergerät mit einem Cache-Speicher und Verfahren zur Steuerung des Cache-Speichers
DE69331599T2 (de) Verfahren und Vorrichtung für einen Dateiprozessor mit Cachespeicher
DE69419508D1 (de) Vorrichtung zur heizungssteuerung
DE69424825T2 (de) Kodierungsverfahren und -vorrichtung mit Fuzzy-Kontrolle
DE69332022D1 (de) System und verfahren zur dynamischen cachespeicherverwaltungssteuerung.
DE69419387D1 (de) Lumineszente Vorrichtung mit verstellbarer Wellenlänge und Kontrolmethode dafür
DE69609130D1 (de) Umblätterapparat zur Anwendung mit einem Rechnersystem
DE59601562D1 (de) Steuer- und programmiereinrichtung
DE69529290T2 (de) Optisches datenübertragungs- und ortungsgerät und verfahren zur anwendung mit obigem gerät
DE69422886T2 (de) Druckvorrichtung und Steuerungsverfahren dafür
DE59209450D1 (de) Stereografie-vorrichtung und -verfahren
DE69229990D1 (de) Gerätesteuerungssystem zur Fremd-Benutzung
DE69633845D1 (de) System und Methode zur Anpassung von Strahlen in einer Vorrichtung zur Strahlenemission
DE69323104D1 (de) Anordnung mit einem Speicher und Mitteln zur Datenbestätigung.
DE69510465T2 (de) Wirtschaftliches geschwindigkeitsregelsystem mit grossem wirkungsbereich
DE69523570T2 (de) Vorrichtung mit zeichen für drehkreuze und anwendungsverfahren
DE69329219D1 (de) Steuergerät zur Dateneingabe
DE69132449T2 (de) Verfahren und Einrichtung zur Steuerung eines Mehrsegment-Cache-Speichers
DE69620344D1 (de) Konstruktion mit Vorrichtung zum Melken von Tieren
DE69033134T2 (de) Daten-Lesevorrichtung und Steuersystem mit Daten-Lesevorrichtung
DE69526476D1 (de) Vorrichtung mit Flash-Speichersteuerung zur Änderung
KR960008460A (ko) 수치제어방법 및 그의 장치
DE19681392T1 (de) Elektrotransport-Vorrichtung mit wiederverwendbarer Steuereinrichtung
DE69324097T2 (de) Gerät zur Prozess-Steuerung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: SAMSUNG ELECTRONICS CO., LTD., KYUNGKI, KR