DE69227744T2 - Teilmultiplikatorselektor für Multiplikationsschaltung - Google Patents

Teilmultiplikatorselektor für Multiplikationsschaltung

Info

Publication number
DE69227744T2
DE69227744T2 DE69227744T DE69227744T DE69227744T2 DE 69227744 T2 DE69227744 T2 DE 69227744T2 DE 69227744 T DE69227744 T DE 69227744T DE 69227744 T DE69227744 T DE 69227744T DE 69227744 T2 DE69227744 T2 DE 69227744T2
Authority
DE
Germany
Prior art keywords
multiplication circuit
partial multiplier
multiplier selector
selector
partial
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69227744T
Other languages
English (en)
Other versions
DE69227744D1 (de
Inventor
Shingo Kojima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69227744D1 publication Critical patent/DE69227744D1/de
Publication of DE69227744T2 publication Critical patent/DE69227744T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
    • G06F7/5336—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Electronic Switches (AREA)
DE69227744T 1991-09-04 1992-09-04 Teilmultiplikatorselektor für Multiplikationsschaltung Expired - Fee Related DE69227744T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3223246A JP2838924B2 (ja) 1991-09-04 1991-09-04 部分乗数選択回路

Publications (2)

Publication Number Publication Date
DE69227744D1 DE69227744D1 (de) 1999-01-14
DE69227744T2 true DE69227744T2 (de) 1999-06-10

Family

ID=16795092

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69227744T Expired - Fee Related DE69227744T2 (de) 1991-09-04 1992-09-04 Teilmultiplikatorselektor für Multiplikationsschaltung

Country Status (5)

Country Link
US (1) US5337268A (de)
EP (1) EP0535395B1 (de)
JP (1) JP2838924B2 (de)
KR (1) KR950000388B1 (de)
DE (1) DE69227744T2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0612229A (ja) * 1992-06-10 1994-01-21 Nec Corp 乗累算回路
JP3427275B2 (ja) * 1994-06-15 2003-07-14 三菱電機株式会社 乗算器
KR100370140B1 (ko) * 2000-12-30 2003-01-30 주식회사 하이닉스반도체 메모리 소자에서의 ｘ１６의 동작을 ｘ４ 및 ｘ８동작으로 전환하는 방법

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4342984A (en) * 1980-12-05 1982-08-03 The United States Of America As Represented By The Secretary Of The Navy High speed digital to analog converter circuit
US4972362A (en) * 1988-06-17 1990-11-20 Bipolar Integrated Technology, Inc. Method and apparatus for implementing binary multiplication using booth type multiplication

Also Published As

Publication number Publication date
EP0535395B1 (de) 1998-12-02
KR930006540A (ko) 1993-04-21
EP0535395A2 (de) 1993-04-07
DE69227744D1 (de) 1999-01-14
JPH0561648A (ja) 1993-03-12
JP2838924B2 (ja) 1998-12-16
KR950000388B1 (ko) 1995-01-16
US5337268A (en) 1994-08-09
EP0535395A3 (de) 1994-03-09

Similar Documents

Publication Publication Date Title
DE3170846D1 (en) Shift circuit
DE3481107D1 (de) Elektronische schaltungsanordnung.
DE69125703D1 (de) Packung für integrierte Mikrowellen-Schaltung
DE69233297D1 (de) Packung für elektronische Schaltung
EP0141681A3 (en) Test input multiplexing circuit
IT8423985A0 (it) Scheda a circuiti stampati.
HK35588A (en) Multiplying circuit comprising switched-capacitor circuits
DE3482055D1 (de) Elektronische waage.
FR2722590B1 (fr) Circuit logique de multiplication parallele
DE69209873D1 (de) Multiplizierschaltung
JPS5685184A (en) Multiplication circuit
IT1221754B (it) Armadietto per circuiti stampati
GB2119976B (en) Shift circuit
GB2151863B (en) Multiplier circuit
DE69314753D1 (de) Pegelschieberschaltung
EP0147296A3 (en) Multiplication circuit
GB2072980B (en) Dynamic shift register circuit
DE69227744T2 (de) Teilmultiplikatorselektor für Multiplikationsschaltung
KR900006852A (ko) 승산회로
DE69230924T2 (de) Multiplizierer-Schaltungen mit seriellem Eingang
DE69611768D1 (de) Multiplizierschaltung
DE69231911T2 (de) Digitale Multipliziererschaltung
DE69516624D1 (de) Multiplikationsschaltung
KR930007687U (ko) 주파수 체배기 회로
HK70193A (en) Shift register stage

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee