DE69222469D1 - Verfahren zur Verminderung der Restbandbreite eines Busses in einem Rechnersystem - Google Patents

Verfahren zur Verminderung der Restbandbreite eines Busses in einem Rechnersystem

Info

Publication number
DE69222469D1
DE69222469D1 DE69222469T DE69222469T DE69222469D1 DE 69222469 D1 DE69222469 D1 DE 69222469D1 DE 69222469 T DE69222469 T DE 69222469T DE 69222469 T DE69222469 T DE 69222469T DE 69222469 D1 DE69222469 D1 DE 69222469D1
Authority
DE
Germany
Prior art keywords
bus
reducing
computer system
remaining bandwidth
bandwidth
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69222469T
Other languages
English (en)
Other versions
DE69222469T2 (de
Inventor
Russell C Brockmann
William S Jaffe
Leith L Johnson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hewlett Packard Development Co LP
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Application granted granted Critical
Publication of DE69222469D1 publication Critical patent/DE69222469D1/de
Publication of DE69222469T2 publication Critical patent/DE69222469T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
DE69222469T 1991-05-28 1992-05-28 Verfahren zur Verminderung der Restbandbreite eines Busses in einem Rechnersystem Expired - Lifetime DE69222469T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/705,873 US5257356A (en) 1991-05-28 1991-05-28 Method of reducing wasted bus bandwidth due to slow responding slaves in a multiprocessor computer system

Publications (2)

Publication Number Publication Date
DE69222469D1 true DE69222469D1 (de) 1997-11-06
DE69222469T2 DE69222469T2 (de) 1998-01-29

Family

ID=24835307

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69222469T Expired - Lifetime DE69222469T2 (de) 1991-05-28 1992-05-28 Verfahren zur Verminderung der Restbandbreite eines Busses in einem Rechnersystem

Country Status (5)

Country Link
US (1) US5257356A (de)
EP (1) EP0518527B1 (de)
JP (1) JPH05197671A (de)
KR (1) KR920022118A (de)
DE (1) DE69222469T2 (de)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69319763T2 (de) * 1992-03-04 1999-03-11 Motorola Inc Verfahren und Gerät zur Durchführung eines Busarbitrierungsprotokolls in einem Datenverarbeitungssystem
EP0575651A1 (de) * 1992-06-24 1993-12-29 International Business Machines Corporation Mehrprozessorsystem
GB2273376B (en) * 1992-12-11 1997-03-12 Sony Corp Data processing
DE4317567A1 (de) * 1993-05-26 1994-12-01 Siemens Ag Verfahren zum Betreiben eines Bussystems sowie Anordnung zur Durchführung des Verfahrens
US5469435A (en) * 1994-01-25 1995-11-21 Apple Computer, Inc. Bus deadlock avoidance during master split-transactions
US5590299A (en) * 1994-10-28 1996-12-31 Ast Research, Inc. Multiprocessor system bus protocol for optimized accessing of interleaved storage modules
US5625779A (en) * 1994-12-30 1997-04-29 Intel Corporation Arbitration signaling mechanism to prevent deadlock guarantee access latency, and guarantee acquisition latency for an expansion bridge
US5621897A (en) * 1995-04-13 1997-04-15 International Business Machines Corporation Method and apparatus for arbitrating for a bus to enable split transaction bus protocols
US5592631A (en) * 1995-05-02 1997-01-07 Apple Computer, Inc. Bus transaction reordering using side-band information signals
USRE38428E1 (en) 1995-05-02 2004-02-10 Apple Computer, Inc. Bus transaction reordering in a computer system having unordered slaves
US5996036A (en) * 1997-01-07 1999-11-30 Apple Computers, Inc. Bus transaction reordering in a computer system having unordered slaves
US5737547A (en) * 1995-06-07 1998-04-07 Microunity Systems Engineering, Inc. System for placing entries of an outstanding processor request into a free pool after the request is accepted by a corresponding peripheral device
US5812799A (en) * 1995-06-07 1998-09-22 Microunity Systems Engineering, Inc. Non-blocking load buffer and a multiple-priority memory system for real-time multiprocessing
US6072798A (en) * 1995-11-01 2000-06-06 Whittaker Corporation Network access communication switch
US5943483A (en) * 1995-12-11 1999-08-24 Lsi Logic Corporation Method and apparatus for controlling access to a bus in a data processing system
US5805837A (en) * 1996-03-21 1998-09-08 International Business Machines Corporation Method for optimizing reissue commands in master-slave processing systems
US6058436A (en) * 1997-06-16 2000-05-02 Adaptec, Inc. Quick arbitration and select (QAS) protocol in SCSI interface for configuring a current target device to assert a QAS message code during a message-in phase
KR100265428B1 (ko) * 1997-06-27 2000-09-15 서평원 데이지 체인에 의한 패킷 통신 시스템의 패킷 버스 제어 방법
US6247101B1 (en) 1998-07-01 2001-06-12 Lsi Logic Corporation Tagged access synchronous bus architecture
US6434650B1 (en) 1998-10-21 2002-08-13 Intel Corporation Apparatus and method for multiplexing bi-directional data onto a low pin count bus between a host CPU and co-processor
US6463494B1 (en) 1998-12-30 2002-10-08 Intel Corporation Method and system for implementing control signals on a low pin count bus
US6732210B1 (en) * 2000-01-03 2004-05-04 Genesis Microchip Inc Communication bus for a multi-processor system
KR100708096B1 (ko) 2000-07-21 2007-04-16 삼성전자주식회사 버스 시스템 및 그 실행 순서 조정방법
US6820152B2 (en) * 2001-04-25 2004-11-16 Matsushita Electric Industrial Co., Ltd. Memory control device and LSI
US7174401B2 (en) * 2002-02-28 2007-02-06 Lsi Logic Corporation Look ahead split release for a data bus
US6948019B2 (en) * 2002-04-30 2005-09-20 Lsi Logic Corporation Apparatus for arbitrating non-queued split master devices on a data bus
WO2004100005A1 (en) * 2003-05-08 2004-11-18 Koninklijke Philips Electronics N.V. Processing system and method for communicating data
DE602004026195D1 (de) * 2004-10-21 2010-05-06 Hewlett Packard Development Co Serielles Bussystem
US7738504B1 (en) * 2008-12-22 2010-06-15 The United States Of America As Represented By The Director National Security Agency Method of establishing and updating master node in computer network
US8751715B1 (en) * 2010-03-31 2014-06-10 Enc Corporation System and method for controlling device access
JP6210187B2 (ja) * 2012-10-23 2017-10-11 セイコーエプソン株式会社 集積回路装置、物理量測定装置、電子機器および移動体
US11144358B1 (en) 2018-12-06 2021-10-12 Pure Storage, Inc. Asynchronous arbitration of shared resources

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4236203A (en) * 1978-01-05 1980-11-25 Honeywell Information Systems Inc. System providing multiple fetch bus cycle operation
US4390944A (en) * 1980-05-13 1983-06-28 Bti Computer Systems System for controlling access to a common bus in a computer system
US4602327A (en) * 1983-07-28 1986-07-22 Motorola, Inc. Bus master capable of relinquishing bus on request and retrying bus cycle
US4706190A (en) * 1983-09-22 1987-11-10 Digital Equipment Corporation Retry mechanism for releasing control of a communications path in digital computer system
US4785394A (en) * 1986-09-19 1988-11-15 Datapoint Corporation Fair arbitration technique for a split transaction bus in a multiprocessor computer system
US4817037A (en) * 1987-02-13 1989-03-28 International Business Machines Corporation Data processing system with overlap bus cycle operations
US5101479A (en) * 1989-07-21 1992-03-31 Clearpoint Research Corporation Bus device for generating and responding to slave response codes
US5131085A (en) * 1989-12-04 1992-07-14 International Business Machines Corporation High performance shared main storage interface
US5241628A (en) * 1990-01-04 1993-08-31 Intel Corporation Method wherein source arbitrates for bus using arbitration number of destination

Also Published As

Publication number Publication date
KR920022118A (ko) 1992-12-19
EP0518527B1 (de) 1997-10-01
DE69222469T2 (de) 1998-01-29
JPH05197671A (ja) 1993-08-06
EP0518527A2 (de) 1992-12-16
US5257356A (en) 1993-10-26
EP0518527A3 (de) 1993-01-07

Similar Documents

Publication Publication Date Title
DE69222469T2 (de) Verfahren zur Verminderung der Restbandbreite eines Busses in einem Rechnersystem
DE69232877D1 (de) Verfahren zur Ermittlung der Adresse eines an einem Datenbus angeschlossenen Gerätes
DE69319763D1 (de) Verfahren und Gerät zur Durchführung eines Busarbitrierungsprotokolls in einem Datenverarbeitungssystem
DE69025232D1 (de) Verfahren zur Aufrechterhaltung der Cache-Speicherkohärenz in einem Mehrrechnersystem
DE69414219T2 (de) Verfahren und Vorrichtung zur fehlertoleranten Verbindung eines Rechnersystems mit einem lokalen Netz
DE69426447T2 (de) Verfahren zur Durchführung von Bustransaktionen in einem Rechnersystem und Rechnersystem
DE69327250D1 (de) System und verfahren zur computerunterstuetzten pruefung
DE69320508D1 (de) Verfahren und Gerät zur Busarbitrierungsdurchführung mit einem Arbiter in einem Datenverarbeitungssystem
DE69211328D1 (de) Verfahren zur verbesserten Farbwiedergewinnung in einem graphischen Rechnersystem
DE69430429D1 (de) Verfahren zum zugriff auf echtzeitdaten in einem automatischen anrufverteilsystem
DE69328320T2 (de) Vorrichtung und Verfahren zur Datenübertragung zu und von einem Wirtrechnersystem
DE69323790D1 (de) Verfahren und Vorrichtung für mehreren ausstehende Operationen in einem cachespeicherkohärenten Multiprozessorsystem
DE69319059T2 (de) Verfahren zur Initialisierung von Endgeräten in einem Signalverteilungssystem
DE69611684D1 (de) Verfahren zur erhöhung der reichweite in einem tdma-system
DE69416931T2 (de) Verfahren zum Übertragen in einem Zweirichtungsbussystem
DE69426281T2 (de) Verfahren zur dynamischen Beibehaltung mehrfacher struktureller Interpretationen in einem Grafiksystem
DE69425093D1 (de) Verfahren zum Erzeugen einer Gruppe erweiterbarer Zusatzdienste für Objekte in einem objektoriertierten System
DE69117636D1 (de) Verfahren zur Wiedergewinnung einer Arbeit in einem elektronischen Vervielfältigungssystem
DE69324363D1 (de) Verfahren zur Abschrägung der Kanten eines geometrischen Objektes in einem rechnergestützten Entwurfssystem
DE69127399D1 (de) Verfahren zur automatischen Löschung vorübergehender Dokumentverbindungen in einem Datenverarbeitungssystem
DE69322244T2 (de) Verfahren und System zur Erhöhung der Systemspeichergleichzeitigkeit eines Multiprozessor-Rechnersystems
DE69224278D1 (de) Verfahren zur Übertragung von Referenzsignalen in einem Mehrträgerdatenübertragungssystem
DE69210764D1 (de) Verfahren und System zur Berechtigung zum Zugriff in einem Rechnersystem
DE69326705D1 (de) Verfahren und Anordnung zur Feststellung der Befehlsablauffolge in einem Datenverarbeitungssystem
DE59208527D1 (de) Verfahren zur informationsübertragung in einem mehrere teilnehmer aufweisenden bussystem

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: HEWLETT-PACKARD CO. (N.D.GES.D.STAATES DELAWARE),

8327 Change in the person/name/address of the patent owner

Owner name: HEWLETT-PACKARD DEVELOPMENT CO., L.P., HOUSTON, TE