DE69130513D1 - Verfahren zur Durchführung boolescher Operationen zwischen zwei beliebigen Bits von zwei beliebigen Registern - Google Patents

Verfahren zur Durchführung boolescher Operationen zwischen zwei beliebigen Bits von zwei beliebigen Registern

Info

Publication number
DE69130513D1
DE69130513D1 DE69130513T DE69130513T DE69130513D1 DE 69130513 D1 DE69130513 D1 DE 69130513D1 DE 69130513 T DE69130513 T DE 69130513T DE 69130513 T DE69130513 T DE 69130513T DE 69130513 D1 DE69130513 D1 DE 69130513D1
Authority
DE
Germany
Prior art keywords
registers
bits
boolean operations
performing boolean
operations
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69130513T
Other languages
English (en)
Other versions
DE69130513T2 (de
Inventor
Flavio Scarra
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
STMicroelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SRL filed Critical STMicroelectronics SRL
Application granted granted Critical
Publication of DE69130513D1 publication Critical patent/DE69130513D1/de
Publication of DE69130513T2 publication Critical patent/DE69130513T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30029—Logical and Boolean instructions, e.g. XOR, NOT

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
DE69130513T 1990-04-26 1991-04-24 Verfahren zur Durchführung boolescher Operationen zwischen zwei beliebigen Bits von zwei beliebigen Registern Expired - Fee Related DE69130513T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT08361790A IT1247640B (it) 1990-04-26 1990-04-26 Operazioni booleane tra due qualsiasi bit di due qualsiasi registri

Publications (2)

Publication Number Publication Date
DE69130513D1 true DE69130513D1 (de) 1999-01-07
DE69130513T2 DE69130513T2 (de) 1999-04-15

Family

ID=11323206

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69130513T Expired - Fee Related DE69130513T2 (de) 1990-04-26 1991-04-24 Verfahren zur Durchführung boolescher Operationen zwischen zwei beliebigen Bits von zwei beliebigen Registern

Country Status (5)

Country Link
US (1) US5657484A (de)
EP (1) EP0454636B1 (de)
JP (1) JPH04229322A (de)
DE (1) DE69130513T2 (de)
IT (1) IT1247640B (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5493687A (en) 1991-07-08 1996-02-20 Seiko Epson Corporation RISC microprocessor architecture implementing multiple typed register sets
US5539911A (en) 1991-07-08 1996-07-23 Seiko Epson Corporation High-performance, superscalar-based computer system with out-of-order instruction execution
WO1993020505A2 (en) 1992-03-31 1993-10-14 Seiko Epson Corporation Superscalar risc instruction scheduling
JP3637920B2 (ja) 1992-05-01 2005-04-13 セイコーエプソン株式会社 スーパースケーラマイクロプロセサに於て命令をリタイアさせるシステム及び方法
US5628021A (en) 1992-12-31 1997-05-06 Seiko Epson Corporation System and method for assigning tags to control instruction processing in a superscalar processor
US6937084B2 (en) 2001-06-01 2005-08-30 Microchip Technology Incorporated Processor with dual-deadtime pulse width modulation generator
US7020788B2 (en) 2001-06-01 2006-03-28 Microchip Technology Incorporated Reduced power option
US6975679B2 (en) 2001-06-01 2005-12-13 Microchip Technology Incorporated Configuration fuses for setting PWM options
US20020184566A1 (en) 2001-06-01 2002-12-05 Michael Catherwood Register pointer trap
US7007172B2 (en) 2001-06-01 2006-02-28 Microchip Technology Incorporated Modified Harvard architecture processor having data memory space mapped to program memory space with erroneous execution protection
US6985986B2 (en) 2001-06-01 2006-01-10 Microchip Technology Incorporated Variable cycle interrupt disabling
US7003543B2 (en) 2001-06-01 2006-02-21 Microchip Technology Incorporated Sticky z bit
US6952711B2 (en) 2001-06-01 2005-10-04 Microchip Technology Incorporated Maximally negative signed fractional number multiplication
US7467178B2 (en) 2001-06-01 2008-12-16 Microchip Technology Incorporated Dual mode arithmetic saturation processing
US6976158B2 (en) 2001-06-01 2005-12-13 Microchip Technology Incorporated Repeat instruction with interrupt
GB2425912A (en) * 2005-05-04 2006-11-08 Psytechnics Ltd Packet filtering
CN107145334B (zh) * 2017-04-26 2020-10-09 龙芯中科技术有限公司 常量获取方法、装置、处理器及计算机可读存储介质

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3611309A (en) * 1969-07-24 1971-10-05 Univ Iowa State Res Found Inc Logical processing system
JPS559742B2 (de) * 1974-06-20 1980-03-12
US4331893A (en) * 1976-09-24 1982-05-25 Giddings & Lewis, Inc. Boolean logic processor without accumulator output feedback
US4212076A (en) * 1976-09-24 1980-07-08 Giddings & Lewis, Inc. Digital computer structure providing arithmetic and boolean logic operations, the latter controlling the former
JPS5671154A (en) * 1979-11-15 1981-06-13 Nec Corp Information processing device
US4314349A (en) * 1979-12-31 1982-02-02 Goodyear Aerospace Corporation Processing element for parallel array processors
US4592005A (en) * 1982-07-06 1986-05-27 Sperry Corporation Masked arithmetic logic unit
US4621339A (en) * 1983-06-13 1986-11-04 Duke University SIMD machine using cube connected cycles network architecture for vector processing
US4716541A (en) * 1984-08-02 1987-12-29 Quatse Jesse T Boolean processor for a progammable controller
JPS62140137A (ja) * 1985-12-16 1987-06-23 Toshiba Corp Ａｌｕを用いたデータ保持方法
JPS63239700A (ja) * 1987-03-27 1988-10-05 Ando Electric Co Ltd Ｒａｍとｐｒｏｍのデ−タ比較・判定回路
US5083267A (en) * 1987-05-01 1992-01-21 Hewlett-Packard Company Horizontal computer having register multiconnect for execution of an instruction loop with recurrance
JPH0648461B2 (ja) * 1987-07-09 1994-06-22 日本電気株式会社 マイクロプログラムの転送レジスタ指定方式
JP2583525B2 (ja) * 1987-09-30 1997-02-19 健 坂村 データ処理装置
US5133054A (en) * 1987-10-20 1992-07-21 Sharp Kabushiki Kaisha Data transmission apparatus for autonomously and selectively transmitting data to a plurality of transfer path
EP0704802B1 (de) * 1988-01-27 2000-10-25 Oki Electric Industry Company, Limited Mikrorechner und Prüfverfahren
US5060143A (en) * 1988-08-10 1991-10-22 Bell Communications Research, Inc. System for string searching including parallel comparison of candidate data block-by-block
JP2633331B2 (ja) * 1988-10-24 1997-07-23 三菱電機株式会社 マイクロプロセッサ
US5060136A (en) * 1989-01-06 1991-10-22 International Business Machines Corp. Four-way associative cache with dlat and separately addressable arrays used for updating certain bits without reading them out first
US5068821A (en) * 1989-03-27 1991-11-26 Ge Fanuc Automation North America, Inc. Bit processor with powers flow register switches control a function block processor for execution of the current command
JP2567134B2 (ja) * 1989-07-13 1996-12-25 富士通株式会社 ビットフィールド論理演算処理装置およびそれを具備するモノリシックマイクロプロセッサ
US5129065A (en) * 1989-10-27 1992-07-07 Sun Microsystems, Inc. Apparatus and methods for interface register handshake for controlling devices
US5167029A (en) * 1989-12-13 1992-11-24 International Business Machines Corporation Data processing system and associated process using memory cards having data modify functions utilizing a data mask and an internal register

Also Published As

Publication number Publication date
IT1247640B (it) 1994-12-28
IT9083617A1 (it) 1991-10-26
DE69130513T2 (de) 1999-04-15
EP0454636B1 (de) 1998-11-25
EP0454636A1 (de) 1991-10-30
JPH04229322A (ja) 1992-08-18
IT9083617A0 (it) 1990-04-26
US5657484A (en) 1997-08-12

Similar Documents

Publication Publication Date Title
DE69130513T2 (de) Verfahren zur Durchführung boolescher Operationen zwischen zwei beliebigen Bits von zwei beliebigen Registern
DE69003513D1 (de) Verfahren zur Bohrlochkomplettierung.
DE59003481D1 (de) Verfahren zur formgebenden bearbeitung von werkstücken.
DE69430457D1 (de) Verfahren zum teilweisen Sägen von intergrierter Schaltkreise
DE69432015D1 (de) Verfahren
DE69322392T2 (de) Verfahren zum inkrustieren von samen
DE69428001T2 (de) Verfahren und System zum Aufsuchen von Verbindungen zwischen Objekten
DE69523567T2 (de) Verfahren zur handschrift-eingangsaufteilung
DE58900407D1 (de) Verfahren zur reinigung von rohargon.
DE69001860T2 (de) Verfahren und Vorrichtung zum Herstellen von metallischen Faltenbalgen.
DE69023519T2 (de) Verfahren zum Verbinden von Kunststoffrohren.
DE68909461D1 (de) Verfahren zur seismischen datenverarbeitung.
DE59005109D1 (de) Verfahren zur Bearbeitung von Oberflächen auf Gebilden und nach diesem Verfahren hergestellte Gebilde.
DE58901447D1 (de) Verfahren zur lagegenauen befestigung von ausruestungsteilen.
DE69003495T2 (de) Verfahren zur Altsandaufbereitung.
DE69105946D1 (de) Verfahren zur vieleckbearbeitung.
DE69020304D1 (de) Verfahren zum Montieren von Reifen.
ATE131189T1 (de) Verfahren zum stabilisieren von polyolefinen.
DE69001877D1 (de) Verfahren zur beschichtung.
DE69306782D1 (de) Verfahren zum verbinden von perfluorelastomeren
DE69007286T2 (de) Verfahren zum fotografischen verfahren.
DE69114564D1 (de) Verfahren zur Härtung von Methylhydrogensiloxanen.
DE69418320D1 (de) Verfahren zur rückgewinnung von fluorwasserstoff
DE69127796D1 (de) Verfahren zur Modifizierung von Oberflächen
DE69423681T2 (de) Verfahren zum Härten von metallischen Gegenstanden

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee