DE69028656D1 - Schaltung zur Durchführung des Viterbi Algorithmus - Google Patents

Schaltung zur Durchführung des Viterbi Algorithmus

Info

Publication number
DE69028656D1
DE69028656D1 DE69028656T DE69028656T DE69028656D1 DE 69028656 D1 DE69028656 D1 DE 69028656D1 DE 69028656 T DE69028656 T DE 69028656T DE 69028656 T DE69028656 T DE 69028656T DE 69028656 D1 DE69028656 D1 DE 69028656D1
Authority
DE
Germany
Prior art keywords
viterbi algorithm
implementation
circuit
bits
circuitry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69028656T
Other languages
English (en)
Other versions
DE69028656T2 (de
Inventor
Jussi Silander
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia Oyj
Original Assignee
Nokia Mobile Phones Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Mobile Phones Ltd filed Critical Nokia Mobile Phones Ltd
Publication of DE69028656D1 publication Critical patent/DE69028656D1/de
Application granted granted Critical
Publication of DE69028656T2 publication Critical patent/DE69028656T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Developing Agents For Electrophotography (AREA)
  • Lubricants (AREA)
  • Complex Calculations (AREA)
  • Mobile Radio Communication Systems (AREA)
DE69028656T 1989-05-17 1990-05-16 Schaltung zur Durchführung des Viterbi Algorithmus Expired - Lifetime DE69028656T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FI892370A FI82871C (fi) 1989-05-17 1989-05-17 Kretsanordning foer foerverkligande av en viterbi-algoritm.

Publications (2)

Publication Number Publication Date
DE69028656D1 true DE69028656D1 (de) 1996-10-31
DE69028656T2 DE69028656T2 (de) 1997-02-27

Family

ID=8528443

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69028656T Expired - Lifetime DE69028656T2 (de) 1989-05-17 1990-05-16 Schaltung zur Durchführung des Viterbi Algorithmus

Country Status (4)

Country Link
EP (1) EP0398690B1 (de)
AT (1) ATE143542T1 (de)
DE (1) DE69028656T2 (de)
FI (1) FI82871C (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2246272B (en) 1990-07-19 1994-09-14 Technophone Ltd Maximum likelihood sequence detector
US5375129A (en) * 1990-07-19 1994-12-20 Technophone Limited Maximum likelihood sequence detector
US5502735A (en) * 1991-07-16 1996-03-26 Nokia Mobile Phones (U.K.) Limited Maximum likelihood sequence detector
DE69706639T2 (de) * 1996-12-24 2002-02-07 Matsushita Electric Industrial Co., Ltd. Datenprozessor und Verfahren zur Datenverarbeitung
US6938172B2 (en) * 2001-03-21 2005-08-30 Tektronix, Inc. Data transformation for the reduction of power and noise in CMOS structures

Also Published As

Publication number Publication date
FI82871C (fi) 1991-04-25
EP0398690B1 (de) 1996-09-25
FI82871B (fi) 1991-01-15
ATE143542T1 (de) 1996-10-15
EP0398690A3 (de) 1992-01-02
FI892370A (fi) 1990-11-18
FI892370A0 (fi) 1989-05-17
DE69028656T2 (de) 1997-02-27
EP0398690A2 (de) 1990-11-22

Similar Documents

Publication Publication Date Title
DE69414631D1 (de) Schaltung zur Durchführung des Euclidschen Algorithmus bei der Dekodierung Arithmetischer Kodes
DE69500157D1 (de) Signalverarbeitungsschaltung zur Durchführung des Viterbi Algorithmus
ATE300846T1 (de) Methode zur erzeugung von kontrollsignalen basierend auf positionen von mobilfunkgeräten
ATE408932T1 (de) Verfahren und vorrichtung für eine gps-fähige antenne
AT348031B (de) Schaltungsanordnung zur ueberwachung der folgerichtigkeit von codesignalgruppen, insbes. von binaerzahlen vorgegebener laenge in programmgesteuerten einrichtungen der nachrichtenverarbeitung
ES2058878T3 (es) Un metodo de generar factores de calidad para digitos binarios obtenidos en el analisis de viterbi de una señal.
DE69028656D1 (de) Schaltung zur Durchführung des Viterbi Algorithmus
DE59010530D1 (de) Schaltungsanordnung zur Bitratenanpassung
NO153870C (no) Logisk inverterer, og logisk krets med flere utganger avledet fra denne inverterer, som bruker minst en felteffekttransistor med lav terskelspenning.Ÿ
DE69427630D1 (de) Integrierte Schaltung mit Koprozessor zur Viterbi-Dekodierung
DE69628138D1 (de) Viterbi-Dekodierungsverfahren und Schaltung dafür
DE3885342D1 (de) CMOS-Empfangsschaltung für niedrigen Spannungshub.
FI915811A0 (fi) Menetelmiä mikrobiologisesti tuotetun kymosiinin talteenottamiseksi
KR950015072A (ko) 디지탈 프로세서 및 코프로세서를 구비한 집적 회로
EP1056213A3 (de) Dekodierungsverfahren und Vorrichtung
DE59009376D1 (de) Einrichtung zur Fehlermustergenerierung bei Soft-Decision-Decodierung von Blockcodes.
DE3884538D1 (de) Verfahren und schaltungsanordnung zur kohaerenten austastung eines digitalen signales, zur zweiphasenmodulation und zur frequenzverdoppelung.
EP1160668A3 (de) Integrierte Halbleiterschaltung und Verfahren zur Prüfung einer Integrierten Halbleiterschaltung
FR2787912B1 (fr) Circuit electronique configurable
NO885546D0 (no) Utslukningskrets og overfoeringssystem med saadanne kretser.
DE59209213D1 (de) Addier-Vergleichs-Auswahl (ACS) Schmetterlingsschaltung für Viterbidekodierer, bei der die Addiervorgänge von Zählern ausgeführt werden
NO153512C (no) Reguleringskrets for shuntede spenninger, og anvendelse av denne i elektronisk telefonkrets.
DK31491D0 (da) Formular og fremgangsmaade til udvaelgelse af en kode, der skal hemmeligholdes
IT8124389A0 (it) Disposizione circuitale per cifrare e decifrare segnali in codice binario
DE3854314D1 (de) Schaltung zur Umsetzung eines m bit Kodes in einen n bit Kode.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: BECKER, KURIG, STRAUS, 80336 MUENCHEN