DE69010739D1 - Verfahren und Vorrichtung zur Speicherzugriffsbeschleunigung unter Verwendung eines modifizierten LRU-Algorithmus. - Google Patents

Verfahren und Vorrichtung zur Speicherzugriffsbeschleunigung unter Verwendung eines modifizierten LRU-Algorithmus.

Info

Publication number
DE69010739D1
DE69010739D1 DE69010739T DE69010739T DE69010739D1 DE 69010739 D1 DE69010739 D1 DE 69010739D1 DE 69010739 T DE69010739 T DE 69010739T DE 69010739 T DE69010739 T DE 69010739T DE 69010739 D1 DE69010739 D1 DE 69010739D1
Authority
DE
Germany
Prior art keywords
memory access
acceleration method
lru algorithm
access acceleration
modified lru
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69010739T
Other languages
English (en)
Other versions
DE69010739T2 (de
Inventor
Laurent Ducousso
Philippe Vallet
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull SAS
Original Assignee
Bull SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull SAS filed Critical Bull SAS
Application granted granted Critical
Publication of DE69010739D1 publication Critical patent/DE69010739D1/de
Publication of DE69010739T2 publication Critical patent/DE69010739T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/123—Replacement control using replacement algorithms with age lists, e.g. queue, most recently used [MRU] list or least recently used [LRU] list

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE69010739T 1989-04-13 1990-04-13 Verfahren und Vorrichtung zur Speicherzugriffsbeschleunigung unter Verwendung eines modifizierten LRU-Algorithmus. Expired - Fee Related DE69010739T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR898904882A FR2645986B1 (fr) 1989-04-13 1989-04-13 Procede pour accelerer les acces memoire d'un systeme informatique et systeme pour la mise en oeuvre du procede

Publications (2)

Publication Number Publication Date
DE69010739D1 true DE69010739D1 (de) 1994-08-25
DE69010739T2 DE69010739T2 (de) 1995-01-12

Family

ID=9380676

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69010739T Expired - Fee Related DE69010739T2 (de) 1989-04-13 1990-04-13 Verfahren und Vorrichtung zur Speicherzugriffsbeschleunigung unter Verwendung eines modifizierten LRU-Algorithmus.

Country Status (6)

Country Link
US (1) US5218687A (de)
EP (1) EP0392932B1 (de)
JP (1) JPH0362144A (de)
DE (1) DE69010739T2 (de)
ES (1) ES2060090T3 (de)
FR (1) FR2645986B1 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2678401A1 (fr) * 1991-06-28 1992-12-31 Philips Electronique Lab Dispositif de traitement de l'information plus particulierement adapte a un langage chaine, du type forth notamment.
US5444489A (en) * 1993-02-11 1995-08-22 Georgia Tech Research Corporation Vector quantization video encoder using hierarchical cache memory scheme
US5668972A (en) * 1994-10-05 1997-09-16 International Business Machines Corporation Method and system for efficient miss sequence cache line allocation utilizing an allocation control cell state to enable a selected match line
US5594886A (en) * 1994-10-23 1997-01-14 Lsi Logic Corporation Pseudo-LRU cache memory replacement method and apparatus utilizing nodes
US5822759A (en) * 1996-11-22 1998-10-13 Versant Object Technology Cache system
US6603768B1 (en) 1998-06-27 2003-08-05 Intel Corporation Multi-protocol conversion assistance method and system for a network accelerator
US6735773B1 (en) 1998-06-27 2004-05-11 Intel Corporation Method and apparatus for issuing commands to a network processor configured to provide a plurality of APIs
US6604136B1 (en) 1998-06-27 2003-08-05 Intel Corporation Application programming interfaces and methods enabling a host to interface with a network processor
US6728249B2 (en) 1998-06-27 2004-04-27 Intel Corporation System and method for performing cut-through forwarding in an ATM network supporting LAN emulation
US6724767B1 (en) * 1998-06-27 2004-04-20 Intel Corporation Two-dimensional queuing/de-queuing methods and systems for implementing the same
US6657959B1 (en) 1998-06-27 2003-12-02 Intel Corporation Systems and methods for implementing ABR with guaranteed MCR
FR2787901B1 (fr) 1998-12-28 2001-02-09 Bull Sa Organisation memoire par zones physiques
KR20020060419A (ko) * 2001-01-11 2002-07-18 최웅림 메모리 접근 방법
KR100398954B1 (ko) * 2001-07-27 2003-09-19 삼성전자주식회사 멀티웨이 세트 연관 구조의 캐쉬 메모리 및 데이터 판독방법
WO2003098440A1 (fr) * 2002-05-20 2003-11-27 Fujitsu Limited Antémémoire de compression
KR20060063804A (ko) * 2003-09-19 2006-06-12 마쯔시다덴기산교 가부시키가이샤 캐시 메모리 및 캐시 메모리 제어 방법
US7861041B2 (en) * 2007-09-04 2010-12-28 Advanced Micro Devices, Inc. Second chance replacement mechanism for a highly associative cache memory of a processor
US9069672B2 (en) * 2009-06-12 2015-06-30 Intel Corporation Extended fast memory access in a multiprocessor computer system

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3829840A (en) * 1972-07-24 1974-08-13 Ibm Virtual memory system
US4008460A (en) * 1975-12-24 1977-02-15 International Business Machines Corporation Circuit for implementing a modified LRU replacement algorithm for a cache
US4181937A (en) * 1976-11-10 1980-01-01 Fujitsu Limited Data processing system having an intermediate buffer memory
US4453230A (en) * 1977-12-29 1984-06-05 Tokyo Shibaura Electric Co., Ltd. Address conversion system
US4489378A (en) * 1981-06-05 1984-12-18 International Business Machines Corporation Automatic adjustment of the quantity of prefetch data in a disk cache operation
US4490782A (en) * 1981-06-05 1984-12-25 International Business Machines Corporation I/O Storage controller cache system with prefetch determined by requested record's position within data block
JPS6049950B2 (ja) * 1981-08-27 1985-11-06 富士通株式会社 Ｌｒｕエラ−処理方式
US4571674A (en) * 1982-09-27 1986-02-18 International Business Machines Corporation Peripheral storage system having multiple data transfer rates
US4607331A (en) * 1983-05-13 1986-08-19 Motorola, Inc. Method and apparatus for implementing an algorithm associated with stored information
US4731739A (en) * 1983-08-29 1988-03-15 Amdahl Corporation Eviction control apparatus
US4680700A (en) * 1983-12-07 1987-07-14 International Business Machines Corporation Virtual memory address translation mechanism with combined hash address table and inverted page table
JPS62131353A (ja) * 1985-12-04 1987-06-13 Fujitsu Ltd ペ−ジング制御方式
US4774659A (en) * 1986-04-16 1988-09-27 Astronautics Corporation Of America Computer system employing virtual memory
US4914582A (en) * 1986-06-27 1990-04-03 Hewlett-Packard Company Cache tag lookaside
US4843542A (en) * 1986-11-12 1989-06-27 Xerox Corporation Virtual memory cache for use in multi-processing systems
GB8728494D0 (en) * 1987-12-05 1988-01-13 Int Computers Ltd Multi-cache data storage system
US5043885A (en) * 1989-08-08 1991-08-27 International Business Machines Corporation Data cache using dynamic frequency based replacement and boundary criteria

Also Published As

Publication number Publication date
DE69010739T2 (de) 1995-01-12
FR2645986A1 (fr) 1990-10-19
ES2060090T3 (es) 1994-11-16
JPH0529945B2 (de) 1993-05-06
US5218687A (en) 1993-06-08
EP0392932A1 (de) 1990-10-17
EP0392932B1 (de) 1994-07-20
JPH0362144A (ja) 1991-03-18
FR2645986B1 (fr) 1994-06-17

Similar Documents

Publication Publication Date Title
DE69010739D1 (de) Verfahren und Vorrichtung zur Speicherzugriffsbeschleunigung unter Verwendung eines modifizierten LRU-Algorithmus.
DE69322968D1 (de) Verfahren und Vorrichtung zur kontinuierlichen Überwachung eines Anolytpegels
DE69125054D1 (de) Verfahren und Vorrichtung zur Mustererkennung
DE68907891D1 (de) Vorrichtung und verfahren zur kuehlung eines plasmabogens.
DE68921926D1 (de) Verfahren und Vorrichtung zur Wiedergabe eines mehrfarbigen Bildes.
DE69015988D1 (de) Verfahren und Vorrichtung zum Ein- und Auslagern von Artikeln.
DE68924720D1 (de) Verfahren und Vorrichtung für Zugriffsrechtensteuerung.
DE69714336D1 (de) Verfahren und Vorrichtung zur Aktualisierung eines Programms
DE69421673D1 (de) Verfahren und Vorrichtung zur Überwachung und Regelung eines Kohlenwasserstoffspeichers
DE69029210D1 (de) Verwaltungsverfahren und Vorrichtung zur Datenspeicherung
DE69418776D1 (de) Verfahren und Vorrichtung zur Eingabe von Musikdaten
DE69220888D1 (de) Vorrichtung und Verfahren zur Herstellung von Biopolymeren
DE69019570D1 (de) Verfahren und Vorrichtung zur Herstellung von dreidimensionalen Objekten.
DE69634460D1 (de) Vorrichtung und Verfahren zum Verwalten der Datenbankzugriffe
DE59008677D1 (de) Verfahren und Vorrichtung zur Eliminierung oder Reduzierung von Oberschwingungen und/oder Resonanzschwingungen.
DE59007051D1 (de) Verfahren und vorrichtung zur dämpfung von bewegungsabläufen.
DE69111352D1 (de) Verfahren und vorrichtung zur ungefähr vertikal ausgerichteten abwicklung von schläuchen.
DE59108489D1 (de) Verfahren und Vorrichtung zur Überprüfung eines Katalysators
DE68907711D1 (de) Vorrichtung und verfahren zur bestimmung der spannung eines ligamenttransplantats.
DE58905322D1 (de) Verfahren und vorrichtung zum eichen eines steuersystem.
DE69109803D1 (de) Verfahren und Vorrichtung zur Aufrechterhaltung der Integrität eines Cachespeichers.
DE69114813D1 (de) Verfahren und Vorrichtung zur Abkühlung eines Vorformlings.
DE69421370D1 (de) Verfahren und Vorrichtung zur Datenspeicherung
DE69420409D1 (de) Verfahren und vorrichtung zur herstellung eines agglomerierten produktes
DE69423306D1 (de) Vorrichtung und Verfahren zur Auswahl eines Schriftensatzes

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee