DE68929258D1 - Mikrorechner und Prüfverfahren - Google Patents
Mikrorechner und PrüfverfahrenInfo
- Publication number
- DE68929258D1 DE68929258D1 DE68929258T DE68929258T DE68929258D1 DE 68929258 D1 DE68929258 D1 DE 68929258D1 DE 68929258 T DE68929258 T DE 68929258T DE 68929258 T DE68929258 T DE 68929258T DE 68929258 D1 DE68929258 D1 DE 68929258D1
- Authority
- DE
- Germany
- Prior art keywords
- microcomputers
- test methods
- test
- methods
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/30156—Special purpose encoding of instructions, e.g. Gray coding
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318516—Test of programmable logic devices [PLDs]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/273—Tester hardware, i.e. output processing circuits
- G06F11/2736—Tester hardware, i.e. output processing circuits using a dedicated service processor for test
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Microcomputers (AREA)
- Executing Machine-Instructions (AREA)
- Logic Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1475788 | 1988-01-27 | ||
JP6318688 | 1988-03-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE68929258D1 true DE68929258D1 (de) | 2000-11-30 |
DE68929258T2 DE68929258T2 (de) | 2001-06-07 |
Family
ID=26350769
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE68926597T Expired - Fee Related DE68926597T2 (de) | 1988-01-27 | 1989-01-25 | Mikrorechner |
DE68929258T Expired - Fee Related DE68929258T2 (de) | 1988-01-27 | 1989-01-25 | Mikrorechner und Prüfverfahren |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE68926597T Expired - Fee Related DE68926597T2 (de) | 1988-01-27 | 1989-01-25 | Mikrorechner |
Country Status (4)
Country | Link |
---|---|
US (1) | US5101483A (de) |
EP (2) | EP0704802B1 (de) |
DE (2) | DE68926597T2 (de) |
WO (1) | WO1989007297A1 (de) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1247640B (it) * | 1990-04-26 | 1994-12-28 | St Microelectronics Srl | Operazioni booleane tra due qualsiasi bit di due qualsiasi registri |
JPH05334075A (ja) * | 1992-04-13 | 1993-12-17 | Nec Corp | ディジタルプロセッサ |
US5966514A (en) * | 1995-05-31 | 1999-10-12 | Matsushita Electric Industrial Co., Ltd. | Microprocessor for supporting reduction of program codes in size |
US5867681A (en) * | 1996-05-23 | 1999-02-02 | Lsi Logic Corporation | Microprocessor having register dependent immediate decompression |
US5896519A (en) * | 1996-06-10 | 1999-04-20 | Lsi Logic Corporation | Apparatus for detecting instructions from a variable-length compressed instruction set having extended and non-extended instructions |
US5794010A (en) * | 1996-06-10 | 1998-08-11 | Lsi Logic Corporation | Method and apparatus for allowing execution of both compressed instructions and decompressed instructions in a microprocessor |
US5905893A (en) * | 1996-06-10 | 1999-05-18 | Lsi Logic Corporation | Microprocessor adapted for executing both a non-compressed fixed length instruction set and a compressed variable length instruction set |
US6023564A (en) * | 1996-07-19 | 2000-02-08 | Xilinx, Inc. | Data processing system using a flash reconfigurable logic device as a dynamic execution unit for a sequence of instructions |
US6633969B1 (en) | 2000-08-11 | 2003-10-14 | Lsi Logic Corporation | Instruction translation system and method achieving single-cycle translation of variable-length MIPS16 instructions |
US8700886B2 (en) * | 2007-05-30 | 2014-04-15 | Agere Systems Llc | Processor configured for operation with multiple operation codes per instruction |
US8914615B2 (en) | 2011-12-02 | 2014-12-16 | Arm Limited | Mapping same logical register specifier for different instruction sets with divergent association to architectural register file using common address format |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3657705A (en) * | 1969-11-12 | 1972-04-18 | Honeywell Inc | Instruction translation control with extended address prefix decoding |
US3949370A (en) * | 1974-06-06 | 1976-04-06 | National Semiconductor Corporation | Programmable logic array control section for data processing system |
US4236206A (en) * | 1978-10-25 | 1980-11-25 | Digital Equipment Corporation | Central processor unit for executing instructions of variable length |
US4346437A (en) * | 1979-08-31 | 1982-08-24 | Bell Telephone Laboratories, Incorporated | Microcomputer using a double opcode instruction |
JPS5920049A (ja) * | 1982-07-26 | 1984-02-01 | Nec Corp | 演算処理装置 |
JPS61170828A (ja) * | 1985-01-24 | 1986-08-01 | Hitachi Ltd | マイクロプログラム制御装置 |
JPS61289600A (ja) * | 1985-06-17 | 1986-12-19 | Fujitsu Ltd | 半導体記憶装置 |
-
1989
- 1989-01-25 EP EP95116976A patent/EP0704802B1/de not_active Expired - Lifetime
- 1989-01-25 US US07/415,275 patent/US5101483A/en not_active Expired - Lifetime
- 1989-01-25 EP EP89901876A patent/EP0358773B1/de not_active Expired - Lifetime
- 1989-01-25 DE DE68926597T patent/DE68926597T2/de not_active Expired - Fee Related
- 1989-01-25 WO PCT/JP1989/000065 patent/WO1989007297A1/ja active IP Right Grant
- 1989-01-25 DE DE68929258T patent/DE68929258T2/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0704802A1 (de) | 1996-04-03 |
EP0358773A4 (en) | 1993-01-27 |
EP0358773A1 (de) | 1990-03-21 |
EP0358773B1 (de) | 1996-06-05 |
DE68926597T2 (de) | 1997-01-23 |
DE68926597D1 (de) | 1996-07-11 |
EP0704802B1 (de) | 2000-10-25 |
DE68929258T2 (de) | 2001-06-07 |
WO1989007297A1 (en) | 1989-08-10 |
US5101483A (en) | 1992-03-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE68928033T2 (de) | Stereosynthesizer und entsprechendes verfahren | |
DE68926530T2 (de) | Tragbarer Rechner und zugehöriges Verfahren | |
DE68926589T2 (de) | Prüfgerät | |
KR900007081A (ko) | 프로우브 장치 | |
ES2011758A4 (es) | Aparato de prueba de disolucion | |
ES2019565A4 (es) | Procedimiento y dispositivo para peletizar | |
DE68912037T2 (de) | Baugerät und Bauverfahren. | |
DE69029534D1 (de) | Aufzeichnungseinrichtung und Aufzeichnungsmethode | |
DE68928725D1 (de) | Anschlusspunkt und Schnittstellenvorrichtung | |
DK515688D0 (da) | Blodproeveudstyr | |
DE68929258T2 (de) | Mikrorechner und Prüfverfahren | |
DK431989A (da) | Formefremgangsmaade og -indretning | |
ATA116388A (de) | Analysengeraet | |
IT9020592A0 (it) | procedimento e dispositivo | |
KR900702051A (ko) | 자체-보정 측정장치 및 방법 | |
DE69032651D1 (de) | Ausbildungsverfahren und gegenstände dafür | |
KR910001193U (ko) | 와 전류계 | |
DK176389D0 (da) | Sonder | |
FR2627792B1 (fr) | Tribunes en gradins couvertes et procedes de construction | |
KR900012807U (ko) | 균열 감수성 시험장치 | |
DK253290D0 (da) | Roterende sigte- og fordelingsapparat | |
DE68928587D1 (de) | Informationseingabeverfahren und vorrichtung | |
BR6800059U (pt) | Testador de pilhas e baterias | |
DE68904776D1 (de) | Bauglied und verfahren. | |
IT8812575A0 (it) | Parallelografo e tecnigrafo |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |