DE68924369D1 - Mikroprozessorsystem. - Google Patents

Mikroprozessorsystem.

Info

Publication number
DE68924369D1
DE68924369D1 DE68924369T DE68924369T DE68924369D1 DE 68924369 D1 DE68924369 D1 DE 68924369D1 DE 68924369 T DE68924369 T DE 68924369T DE 68924369 T DE68924369 T DE 68924369T DE 68924369 D1 DE68924369 D1 DE 68924369D1
Authority
DE
Germany
Prior art keywords
microprocessor system
microprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68924369T
Other languages
English (en)
Other versions
DE68924369T2 (de
Inventor
Mikio C O Nec Engineerin Ujiie
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of DE68924369D1 publication Critical patent/DE68924369D1/de
Application granted granted Critical
Publication of DE68924369T2 publication Critical patent/DE68924369T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4009Coupling between buses with data restructuring
    • G06F13/4018Coupling between buses with data restructuring with data-width conversion
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/17Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
DE68924369T 1988-05-28 1989-05-29 Mikroprozessorsystem. Expired - Fee Related DE68924369T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63131235A JPH01300361A (ja) 1988-05-28 1988-05-28 マイクロプロセッサシステム

Publications (2)

Publication Number Publication Date
DE68924369D1 true DE68924369D1 (de) 1995-11-02
DE68924369T2 DE68924369T2 (de) 1996-04-04

Family

ID=15053169

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68924369T Expired - Fee Related DE68924369T2 (de) 1988-05-28 1989-05-29 Mikroprozessorsystem.

Country Status (4)

Country Link
US (1) US5121485A (de)
EP (1) EP0344677B1 (de)
JP (1) JPH01300361A (de)
DE (1) DE68924369T2 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5223750A (en) * 1990-06-04 1993-06-29 Matsushita Research Institute Tokyo, Inc. Artificial neural function circuit having organic thin film elements
GB9019022D0 (en) * 1990-08-31 1990-10-17 Ncr Co Work station or similar data processing system including interfacing means to microchannel means
US5377328A (en) * 1991-06-05 1994-12-27 Data General Corporation Technique for providing improved signal integrity on computer systems interface buses
US5333276A (en) * 1991-12-27 1994-07-26 Intel Corporation Method and apparatus for priority selection of commands
JP2790034B2 (ja) * 1994-03-28 1998-08-27 日本電気株式会社 非運用系メモリ更新方式
US6625711B1 (en) * 2000-11-16 2003-09-23 Cypress Semiconductor Corp. Method and/or architecture for implementing queue expansion in multiqueue devices
CN107992439B (zh) * 2017-10-13 2020-12-18 武汉高德智感科技有限公司 一种可扩展的数据交互方法及系统

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2021823B (en) * 1978-05-30 1983-04-27 Intel Corp Data transfer system
IT1121031B (it) * 1979-09-19 1986-03-26 Olivetti & Co Spa Sistema di elaborazione di dati multiprocessore
JPS56145415A (en) * 1980-04-10 1981-11-12 Matsushita Electric Works Ltd Direct memory access device
US4511969A (en) * 1983-05-20 1985-04-16 At&T Information Systems Inc. Control channel interface circuit
JPS60138664A (ja) * 1983-12-27 1985-07-23 Hitachi Ltd 所要デ−タバス幅の異なる装置群のためのデ−タバス方式
US4901224A (en) * 1985-02-25 1990-02-13 Ewert Alfred P Parallel digital processor
US4837677A (en) * 1985-06-14 1989-06-06 International Business Machines Corporation Multiple port service expansion adapter for a communications controller
US4896256A (en) * 1986-05-14 1990-01-23 Kabushiki Kaisha Toshiba Linking interface system using plural controllable bidirectional bus ports for intercommunication amoung split-bus intracommunication subsystems
US4912636A (en) * 1987-03-13 1990-03-27 Magar Surendar S Data processing device with multiple on chip memory buses
US4833599A (en) * 1987-04-20 1989-05-23 Multiflow Computer, Inc. Hierarchical priority branch handling for parallel execution in a parallel processor

Also Published As

Publication number Publication date
EP0344677A2 (de) 1989-12-06
US5121485A (en) 1992-06-09
EP0344677B1 (de) 1995-09-27
DE68924369T2 (de) 1996-04-04
EP0344677A3 (en) 1990-10-17
JPH01300361A (ja) 1989-12-04

Similar Documents

Publication Publication Date Title
NO891204D0 (no) Premestrings-system.
NO894666D0 (no) Elektroakustisk system.
DE68910979D1 (de) Verbindungssystem.
NO885176D0 (no) Sikkerhetssystem.
DE3587948D1 (de) Mikroprozessorsystem.
FI891075A (fi) System foer fraonkoppling av funktionen av vindturbin.
FI894688A (fi) Flytande oralt tagbart terapeutiskt system.
FI895317A0 (fi) System foer byggklotsar.
FI892849A (fi) System foer tillfoerande av effekt.
DE68919013D1 (de) Entwicklungssystem.
FI884142A0 (fi) System foer maetning av ljusdispersion.
DE68913846D1 (de) Expressionssystem.
FI901125A0 (fi) Smakgivande system foer fettfria livsmedel.
FI891069A0 (fi) Oralt administrerbart system foer kontrollerad frigivning av verksamt aemne.
FI885099A0 (fi) System foer tvaongsdiggering av gnistgap.
DE68924369D1 (de) Mikroprozessorsystem.
NO900303L (no) Hoeytrykk-tetningssystem.
NO893260L (no) Forskalingssystem.
DE68920870D1 (de) Tastaturbedientes system.
NO903904D0 (no) Kretskort-behandlingssystem.
FI891525A0 (fi) Saekringssystem foer initialisering i mikroprocessor.
DE3750284D1 (de) Mikroprozessorsystem.
IT8815902A0 (it) Elioimpianto antighiaccio.
NO882059L (no) Forskalingssystem.
NO884837D0 (no) Forskalingssystem.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee