DE60213007D1 - Unscharf adressierbarer digitaler speicher - Google Patents

Unscharf adressierbarer digitaler speicher

Info

Publication number
DE60213007D1
DE60213007D1 DE60213007T DE60213007T DE60213007D1 DE 60213007 D1 DE60213007 D1 DE 60213007D1 DE 60213007 T DE60213007 T DE 60213007T DE 60213007 T DE60213007 T DE 60213007T DE 60213007 D1 DE60213007 D1 DE 60213007D1
Authority
DE
Germany
Prior art keywords
address
identifier
bits
bad
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60213007T
Other languages
English (en)
Other versions
DE60213007T2 (de
Inventor
Stephen Byram Furber
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cogniscience Ltd
Original Assignee
Cogniscience Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cogniscience Ltd filed Critical Cogniscience Ltd
Publication of DE60213007D1 publication Critical patent/DE60213007D1/de
Application granted granted Critical
Publication of DE60213007T2 publication Critical patent/DE60213007T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/06—Address interface arrangements, e.g. address buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Error Detection And Correction (AREA)
  • Static Random-Access Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Holo Graphy (AREA)
  • Magnetically Actuated Valves (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Communication Control (AREA)
DE60213007T 2002-03-28 2002-10-14 Unscharf adressierbarer digitaler speicher Expired - Lifetime DE60213007T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GBGB0207372.4A GB0207372D0 (en) 2002-03-28 2002-03-28 Digital memory
GB0207372 2002-03-28
PCT/GB2002/004650 WO2003083669A2 (en) 2002-03-28 2002-10-14 Inexact addressable digital memory

Publications (2)

Publication Number Publication Date
DE60213007D1 true DE60213007D1 (de) 2006-08-17
DE60213007T2 DE60213007T2 (de) 2007-02-08

Family

ID=9933933

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60213007T Expired - Lifetime DE60213007T2 (de) 2002-03-28 2002-10-14 Unscharf adressierbarer digitaler speicher

Country Status (10)

Country Link
US (1) US7512572B2 (de)
EP (1) EP1488425B1 (de)
JP (1) JP4209335B2 (de)
AT (1) ATE332564T1 (de)
AU (1) AU2002330642B2 (de)
CA (1) CA2479944C (de)
DE (1) DE60213007T2 (de)
ES (1) ES2268084T3 (de)
GB (1) GB0207372D0 (de)
WO (1) WO2003083669A2 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0524126D0 (en) * 2005-11-26 2006-01-04 Cogniscience Ltd Data transmission method
WO2008021554A2 (en) * 2006-08-18 2008-02-21 Board Of Supervisors Of Louisiana State University And Agricultural And Mechanical College A configurable decoder with applications in fpgas
US20100114760A1 (en) * 2008-08-04 2010-05-06 Raj Sundarasen Online interactive issued account acquired transaction information management
US8473439B2 (en) 2010-12-08 2013-06-25 International Business Machines Corporation Integrate and fire electronic neurons
US8812414B2 (en) 2011-05-31 2014-08-19 International Business Machines Corporation Low-power event-driven neural computing architecture in neural networks
US8909576B2 (en) 2011-09-16 2014-12-09 International Business Machines Corporation Neuromorphic event-driven neural computing architecture in a scalable neural network
US8891872B2 (en) 2011-12-16 2014-11-18 General Electric Company System and method for identifying physical markings on objects
US9235499B2 (en) 2011-12-16 2016-01-12 General Electric Company System and method for identifying a character-of-interest
US9558443B2 (en) 2013-08-02 2017-01-31 International Business Machines Corporation Dual deterministic and stochastic neurosynaptic core circuit
EP3089080A1 (de) * 2015-04-27 2016-11-02 Universität Zürich Netzwerke und hierarchische routingstrukturen mit heterogenen speicherstrukturen für skalierbare ereignisgesteuerte computersysteme
US10169701B2 (en) * 2015-05-26 2019-01-01 International Business Machines Corporation Neuron peripheral circuits for neuromorphic synaptic memory array based on neuron models
TWI653584B (zh) * 2017-09-15 2019-03-11 中原大學 利用非揮發性記憶體完成類神經網路訓練的方法
WO2023041919A1 (en) * 2021-09-17 2023-03-23 The University Of Manchester Computer memory

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5113507A (en) * 1988-10-20 1992-05-12 Universities Space Research Association Method and apparatus for a sparse distributed memory system
US5829009A (en) * 1993-01-07 1998-10-27 Texas Instruments Incorporated Method and device for storing and recalling information implementing a kanerva memory system
US5390139A (en) * 1993-05-28 1995-02-14 Texas Instruments Incorporated Devices, systems and methods for implementing a Kanerva memory
US5457408A (en) * 1994-11-23 1995-10-10 At&T Corp. Method and apparatus for verifying whether a bitstream received by a field programmable gate array (FPGA) is intended for that FPGA
JP2000505218A (ja) * 1996-01-25 2000-04-25 シーメンス アクチエンゲゼルシヤフト 可変入力ウェイトを有する半導体ニューロン
US6226710B1 (en) * 1997-11-14 2001-05-01 Utmc Microelectronic Systems Inc. Content addressable memory (CAM) engine
FI107767B (fi) * 1998-05-26 2001-09-28 Nokia Mobile Phones Ltd Menetelmä ja järjestely konvoluutiodekoodauksen toteuttamiseksi
US6460112B1 (en) * 1999-02-23 2002-10-01 Netlogic Microsystems, Llc Method and apparatus for determining a longest prefix match in a content addressable memory device
US7043673B1 (en) * 2001-08-03 2006-05-09 Netlogic Microsystems, Inc. Content addressable memory with priority-biased error detection sequencing
US6597595B1 (en) * 2001-08-03 2003-07-22 Netlogic Microsystems, Inc. Content addressable memory with error detection signaling

Also Published As

Publication number Publication date
JP2005521940A (ja) 2005-07-21
AU2002330642A1 (en) 2003-10-13
US7512572B2 (en) 2009-03-31
ES2268084T3 (es) 2007-03-16
EP1488425B1 (de) 2006-07-05
WO2003083669A2 (en) 2003-10-09
JP4209335B2 (ja) 2009-01-14
US20050281116A1 (en) 2005-12-22
CA2479944A1 (en) 2003-10-09
EP1488425A2 (de) 2004-12-22
DE60213007T2 (de) 2007-02-08
GB0207372D0 (en) 2002-05-08
ATE332564T1 (de) 2006-07-15
CA2479944C (en) 2013-04-23
WO2003083669A3 (en) 2003-12-31
AU2002330642B2 (en) 2008-12-04

Similar Documents

Publication Publication Date Title
US7302545B2 (en) Method and system for fast data access using a memory array
KR100422445B1 (ko) 선택적 배속동작 모드를 갖는 불휘발성 반도체 메모리 장치
CN101595528B (zh) 存储器装置架构和操作
DE60213007D1 (de) Unscharf adressierbarer digitaler speicher
TW200710667A (en) Identifying and accessing individual memory devices in a memory channel
DE60322678D1 (de) Darstellung einer baumdatenstruktur und assoziiertes kodierungs-/dekodierungsverfahren
KR20070116896A (ko) Ｙ먹스 분할 방식
KR100813627B1 (ko) 멀티-비트 데이터를 저장할 수 있는 플래시 메모리 장치를제어하는 메모리 제어기와 그것을 포함한 메모리 시스템
US20050180240A1 (en) Method and system for fast memory access
US6807610B2 (en) Method and apparatus for virtually partitioning an integrated multilevel nonvolatile memory circuit
JPS6313278B2 (de)
US9837145B2 (en) Multi-level flash storage device with minimal read latency
EP1647027B1 (de) Programmierbares chipauswahlsignal
KR20200049564A (ko) 메모리 위치에 액세스하기 위한 장치 및 방법
US6813680B1 (en) Method and apparatus for loading comparand data into a content addressable memory system
US11100267B1 (en) Multi dimensional memory compression using bytewide write enable
US7916572B1 (en) Memory with addressable subword support
KR910019059A (ko) 반도체 불휘발성 메모리장치
US20160086659A1 (en) Sram array comprising multiple cell cores
US7760577B1 (en) Programmable power down scheme for embedded memory block
US7508728B2 (en) Methods and apparatus to provide refresh for global out of range read requests
JP2001236790A (ja) 連想メモリ
US9721624B2 (en) Memory with multiple write ports
US5784330A (en) Evenly distributed RC delay word line decoding and mapping
US6937061B1 (en) Address decoder for programmable logic device

Legal Events

Date Code Title Description
8364 No opposition during term of opposition