DE60207286D1 - Datenverarbeitungsgerät - Google Patents

Datenverarbeitungsgerät

Info

Publication number
DE60207286D1
DE60207286D1 DE60207286T DE60207286T DE60207286D1 DE 60207286 D1 DE60207286 D1 DE 60207286D1 DE 60207286 T DE60207286 T DE 60207286T DE 60207286 T DE60207286 T DE 60207286T DE 60207286 D1 DE60207286 D1 DE 60207286D1
Authority
DE
Germany
Prior art keywords
buffers
subset
buffer
data
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE60207286T
Other languages
English (en)
Other versions
DE60207286T2 (de
Inventor
Ronald Maria Albert Geens
Luk Vogel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent SAS
Original Assignee
Alcatel SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel SA filed Critical Alcatel SA
Publication of DE60207286D1 publication Critical patent/DE60207286D1/de
Application granted granted Critical
Publication of DE60207286T2 publication Critical patent/DE60207286T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615Address space extension
    • G06F12/0623Address space extension for memory modules
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Information Transfer Systems (AREA)
  • Monitoring And Testing Of Nuclear Reactors (AREA)
  • Vehicle Body Suspensions (AREA)
  • Measuring Pulse, Heart Rate, Blood Pressure Or Blood Flow (AREA)
  • Communication Control (AREA)
DE60207286T 2002-12-26 2002-12-26 Datenverarbeitungsgerät Expired - Fee Related DE60207286T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP02293246A EP1434138B1 (de) 2002-12-26 2002-12-26 Datenverarbeitungsgerät

Publications (2)

Publication Number Publication Date
DE60207286D1 true DE60207286D1 (de) 2005-12-15
DE60207286T2 DE60207286T2 (de) 2006-07-13

Family

ID=32405810

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60207286T Expired - Fee Related DE60207286T2 (de) 2002-12-26 2002-12-26 Datenverarbeitungsgerät

Country Status (4)

Country Link
US (1) US7082482B2 (de)
EP (1) EP1434138B1 (de)
AT (1) ATE309577T1 (de)
DE (1) DE60207286T2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7512721B1 (en) 2004-05-25 2009-03-31 Qlogic, Corporation Method and apparatus for efficient determination of status from DMA lists
US7895390B1 (en) * 2004-05-25 2011-02-22 Qlogic, Corporation Ensuring buffer availability
DE102019131603A1 (de) * 2019-11-22 2021-05-27 WAGO Verwaltungsgesellschaft mit beschränkter Haftung Vorrichtung und verfahren zur gepufferten übertragung von daten

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9019026D0 (en) * 1990-08-31 1990-10-17 Ncr Co Work station including a direct memory access controller
JP2002516042A (ja) 1996-01-31 2002-05-28 イプシロン ネットワークス インコーポレイテッド 伝送ネットワークにおいてパケットの経路指定とスイッチングとの間をダイナミックにシフトする改良された方法及び装置
US6052387A (en) * 1997-10-31 2000-04-18 Ncr Corporation Enhanced interface for an asynchronous transfer mode segmentation controller
US6041328A (en) * 1997-12-17 2000-03-21 Advanced Micro Devices, Inc. Tracking availability of elements within a shared list of elements from an index and count mechanism
US6532503B1 (en) * 2000-02-18 2003-03-11 3Com Corporation Method and apparatus to detect lost buffers with a descriptor based queue
JP3790655B2 (ja) 2000-03-06 2006-06-28 富士通株式会社 ラベルスイッチネットワークシステム
US6874039B2 (en) * 2000-09-08 2005-03-29 Intel Corporation Method and apparatus for distributed direct memory access for systems on chip
US6704021B1 (en) * 2000-11-20 2004-03-09 Ati International Srl Method and apparatus for efficiently processing vertex information in a video graphics system

Also Published As

Publication number Publication date
EP1434138A1 (de) 2004-06-30
ATE309577T1 (de) 2005-11-15
US20040153619A1 (en) 2004-08-05
US7082482B2 (en) 2006-07-25
EP1434138B1 (de) 2005-11-09
DE60207286T2 (de) 2006-07-13

Similar Documents

Publication Publication Date Title
US9529709B2 (en) Apparatuses for managing and accessing flash memory module
US20170286294A1 (en) Apparatus, system and method for caching compressed data
CN102612685B (zh) 经由存储器高速缓存操纵的无阻碍数据传送
KR102219845B1 (ko) 어드레스를 압축하기 위한 방법 및 장치
JP6021759B2 (ja) メモリシステムおよび情報処理装置
US5933654A (en) Dynamic buffer fracturing by a DMA controller
KR100794312B1 (ko) 명령어 자동 처리 유니트를 포함한 메모리 컨트롤러 및그를 포함한 메모리 시스템
KR20060113248A (ko) 낸드 플래시 메모리 제어 장치 및 방법
US20150177986A1 (en) Information processing device
US20210109673A1 (en) Memory controller and storage device including the same
JP4758794B2 (ja) メモリ領域割り当て制御装置、メモリ領域割り当て制御プログラム、及びメモリ領域割り当て制御方法
US7890673B2 (en) System and method for accessing non processor-addressable memory
CN104011689B (zh) 非易失性存储器损耗管理
US20130238859A1 (en) Cache with scratch pad memory structure and processor including the cache
US8589601B2 (en) I/O controller and descriptor transfer method
DE60205531D1 (de) Datentransfersteueranlage, elektronisches Gerät und Datentransfersteuerverfahren
TW200708950A (en) Memory management method and system
KR20170012675A (ko) 컴퓨팅 시스템 및 그것의 데이터 전송 방법
US7925819B2 (en) Non-volatile memory storage system and method for reading an expansion read only memory image thereof
AU2002332759A1 (en) An apparatus and method for extracting and loading data to/from a buffer
KR100299358B1 (ko) 컨택스트데이터검색을위하여링크된캐시
DE60207286D1 (de) Datenverarbeitungsgerät
US20150177985A1 (en) Information processing device
ATE422261T1 (de) Atapi schalter
US20110283068A1 (en) Memory access apparatus and method

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: ALCATEL LUCENT, PARIS, FR

8339 Ceased/non-payment of the annual fee