DE602007014413D1 - Datentransfernetzwerk und steuervorrichtung für ein system mit einem array von verarbeitungselementen, die jeweils entweder selbst- oder gemeinsam gesteuert sind - Google Patents

Datentransfernetzwerk und steuervorrichtung für ein system mit einem array von verarbeitungselementen, die jeweils entweder selbst- oder gemeinsam gesteuert sind

Info

Publication number
DE602007014413D1
DE602007014413D1 DE602007014413T DE602007014413T DE602007014413D1 DE 602007014413 D1 DE602007014413 D1 DE 602007014413D1 DE 602007014413 T DE602007014413 T DE 602007014413T DE 602007014413 T DE602007014413 T DE 602007014413T DE 602007014413 D1 DE602007014413 D1 DE 602007014413D1
Authority
DE
Germany
Prior art keywords
self
processing elements
controlled
array
control device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602007014413T
Other languages
English (en)
Inventor
Hanno Lieske
Shorin Kyo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of DE602007014413D1 publication Critical patent/DE602007014413D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Multi Processors (AREA)
  • Advance Control (AREA)
DE602007014413T 2007-03-06 2007-03-06 Datentransfernetzwerk und steuervorrichtung für ein system mit einem array von verarbeitungselementen, die jeweils entweder selbst- oder gemeinsam gesteuert sind Active DE602007014413D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/054756 WO2008108005A1 (en) 2007-03-06 2007-03-06 A data transfer network and control apparatus for a system with an array of processing elements each either self- or common controlled

Publications (1)

Publication Number Publication Date
DE602007014413D1 true DE602007014413D1 (de) 2011-06-16

Family

ID=38616413

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602007014413T Active DE602007014413D1 (de) 2007-03-06 2007-03-06 Datentransfernetzwerk und steuervorrichtung für ein system mit einem array von verarbeitungselementen, die jeweils entweder selbst- oder gemeinsam gesteuert sind

Country Status (6)

Country Link
US (1) US8190856B2 (de)
EP (1) EP2132645B1 (de)
JP (1) JP5158091B2 (de)
AT (1) ATE508415T1 (de)
DE (1) DE602007014413D1 (de)
WO (1) WO2008108005A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010113340A1 (en) * 2009-03-30 2010-10-07 Nec Corporation Single instruction multiple data (simd) processor having a plurality of processing elements interconnected by a ring bus
JP5488609B2 (ja) * 2009-03-30 2014-05-14 日本電気株式会社 リングバスによって相互接続された複数の処理要素を有する単一命令多重データ（ｓｉｍｄ）プロセッサ
JP5532132B2 (ja) 2009-11-26 2014-06-25 日本電気株式会社 Ｓｉｍｄモードで動作するプロセッシング・エレメントの内部メモリに分散記憶された正方マトリックス及びその転置マトリックスに、時間と面積の効率良いアクセスを可能とする装置及び方法
US9996500B2 (en) * 2011-09-27 2018-06-12 Renesas Electronics Corporation Apparatus and method of a concurrent data transfer of multiple regions of interest (ROI) in an SIMD processor system
ES2391733B2 (es) * 2011-12-30 2013-05-10 Universidade De Santiago De Compostela Arquitectura híbrida simd/mimd dinámicamente reconfigurable de un coprocesador para sistemas de visión
US20140189298A1 (en) * 2012-12-27 2014-07-03 Teresa Morrison Configurable ring network
WO2016051435A1 (en) * 2014-10-01 2016-04-07 Renesas Electronics Corporation Data transfer apparatus and microcomputer

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3537074A (en) * 1967-12-20 1970-10-27 Burroughs Corp Parallel operating array computer
US4837676A (en) * 1984-11-05 1989-06-06 Hughes Aircraft Company MIMD instruction flow computer architecture
FR2622989B1 (fr) * 1987-11-06 1992-11-27 Thomson Csf Machine multiprocesseur reconfigurable pour traitement du signal
US5522083A (en) * 1989-11-17 1996-05-28 Texas Instruments Incorporated Reconfigurable multi-processor operating in SIMD mode with one processor fetching instructions for use by remaining processors
US5239654A (en) 1989-11-17 1993-08-24 Texas Instruments Incorporated Dual mode SIMD/MIMD processor providing reuse of MIMD instruction memories as data memories when operating in SIMD mode
US5212777A (en) 1989-11-17 1993-05-18 Texas Instruments Incorporated Multi-processor reconfigurable in single instruction multiple data (SIMD) and multiple instruction multiple data (MIMD) modes and method of operation
US5355508A (en) 1990-05-07 1994-10-11 Mitsubishi Denki Kabushiki Kaisha Parallel data processing system combining a SIMD unit with a MIMD unit and sharing a common bus, memory, and system controller
JPH07122866B1 (de) * 1990-05-07 1995-12-25 Mitsubishi Electric Corp
JPH0668053A (ja) * 1992-08-20 1994-03-11 Toshiba Corp 並列計算機
EP0791194A4 (de) * 1994-11-07 1998-12-16 Univ Temple Multicomputersystem und dazugehöriges verfahren
US5903771A (en) * 1996-01-16 1999-05-11 Alacron, Inc. Scalable multi-processor architecture for SIMD and MIMD operations
AU2470701A (en) 1999-10-26 2001-05-08 Arthur D. Little, Inc. Dual aspect ratio pe array with no connection switching
WO2002065700A2 (en) * 2001-02-14 2002-08-22 Clearspeed Technology Limited An interconnection system

Also Published As

Publication number Publication date
JP5158091B2 (ja) 2013-03-06
EP2132645A1 (de) 2009-12-16
EP2132645B1 (de) 2011-05-04
US20100088489A1 (en) 2010-04-08
US8190856B2 (en) 2012-05-29
JP2010520519A (ja) 2010-06-10
ATE508415T1 (de) 2011-05-15
WO2008108005A1 (en) 2008-09-12

Similar Documents

Publication Publication Date Title
DE602007014413D1 (de) Datentransfernetzwerk und steuervorrichtung für ein system mit einem array von verarbeitungselementen, die jeweils entweder selbst- oder gemeinsam gesteuert sind
WO2021011314A8 (en) System and method for performing small channel count convolutions in energy-efficient input operand stationary accelerator
ATE533158T1 (de) Speicher mit mehrfacher unabhängiger serieller verbindung
TW200729229A (en) Memory with output control
EP3836142A4 (de) Anomaliedetektor, wahrscheinlichkeitsverteilungslernvorrichtung, lerngerät für selbstcodierer, datenumwandlungsvorrichtung und programm
WO2010105887A3 (en) Processing array data on simd multi-core processor architectures
WO2005103887A3 (en) Methods and apparatus for address map optimization on a multi-scalar extension
TW200609869A (en) Display device with reduced interference between pixels
JP2013025795A5 (de)
WO2012068475A3 (en) Method and apparatus for moving data from a simd register file to general purpose register file
DE602007011223D1 (de) Firmware-sockelmodul zur fpga-basierten pipeline-verarbeitung
WO2009063815A1 (ja) タグ対応付けシステム、タグ対応付け方法、タグ移動方向検知システム
WO2013149117A3 (en) Module transport system that can be combined into an automation system
TW200605214A (en) Substrate reversing device, substrate transporting device, substrate processing device, substrate reversing method, substrate transporting method and substrate processing method
WO2007117414A3 (en) Method and apparatus for operating computer processor array
WO2007146898A3 (en) System and method for user-configurable resource arbitration in a process control system
JP2007272895A5 (de)
WO2006073204A3 (en) Methods and apparatus for list transfers using dma transfers in a multi-processor system
ATE478385T1 (de) Dmac zum abwicklen von transfers unbekannter länge
WO2007114911A3 (en) Driver interface for data capture systems
WO2011084211A3 (en) Device, system and method of simultaneously communicating with a group of wireless communication units
WO2007049162A3 (en) Data processing arrangement comprising a reset facility.
WO2010088553A3 (en) Infra-extensible led array controller for light emission and/or light sensing
WO2006118685A3 (en) Lpc configuration sharing method
WO2009114480A3 (en) Digit line equilibration using access devices at the edge of sub-arrays