DE602006019069D1 - Testvorrichtung für Speicher - Google Patents
Testvorrichtung für SpeicherInfo
- Publication number
- DE602006019069D1 DE602006019069D1 DE602006019069T DE602006019069T DE602006019069D1 DE 602006019069 D1 DE602006019069 D1 DE 602006019069D1 DE 602006019069 T DE602006019069 T DE 602006019069T DE 602006019069 T DE602006019069 T DE 602006019069T DE 602006019069 D1 DE602006019069 D1 DE 602006019069D1
- Authority
- DE
- Germany
- Prior art keywords
- memory
- dut
- automatic tester
- memory test
- test engine
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/003—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation in serial memories
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/3167—Testing of combined analog and digital circuits
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
- G01R31/31905—Interface with the device under test [DUT], e.g. arrangements between the test head and the DUT, mechanical aspects, fixture
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
- G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
- G01R31/31926—Routing signals to or from the device under test [DUT], e.g. switch matrix, pin multiplexing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/48—Arrangements in static stores specially adapted for testing by means external to the store, e.g. using direct memory access [DMA] or using auxiliary access paths
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C2029/0401—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals in embedded memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
- G11C2029/5002—Characteristic
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
- G11C2029/5602—Interface to device under test
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Tests Of Electronic Circuits (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Saccharide Compounds (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP06392009A EP1858028B1 (de) | 2006-05-18 | 2006-05-18 | Testvorrichtung für Speicher |
Publications (1)
Publication Number | Publication Date |
---|---|
DE602006019069D1 true DE602006019069D1 (de) | 2011-02-03 |
Family
ID=37188933
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE602006019069T Active DE602006019069D1 (de) | 2006-05-18 | 2006-05-18 | Testvorrichtung für Speicher |
Country Status (4)
Country | Link |
---|---|
US (1) | US7395169B2 (de) |
EP (1) | EP1858028B1 (de) |
AT (1) | ATE492885T1 (de) |
DE (1) | DE602006019069D1 (de) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070127052A1 (en) * | 2005-12-06 | 2007-06-07 | Mediatek Inc. | Electronic recovery system and method |
US7797598B1 (en) * | 2006-11-14 | 2010-09-14 | Xilinx, Inc. | Dynamic timer for testbench interface synchronization |
KR20100062326A (ko) * | 2008-12-02 | 2010-06-10 | 삼성전자주식회사 | 반도체 디바이스 테스트 장치 |
KR101535228B1 (ko) * | 2009-05-13 | 2015-07-08 | 삼성전자주식회사 | 빌트 오프 테스트 장치 |
CN101963930B (zh) * | 2009-07-21 | 2013-06-12 | 纬创资通股份有限公司 | 自动化测试装置 |
US11009550B2 (en) | 2013-02-21 | 2021-05-18 | Advantest Corporation | Test architecture with an FPGA based test board to simulate a DUT or end-point |
US9952276B2 (en) | 2013-02-21 | 2018-04-24 | Advantest Corporation | Tester with mixed protocol engine in a FPGA block |
US12079098B2 (en) * | 2013-02-21 | 2024-09-03 | Advantest Corporation | Automated test equipment with hardware accelerator |
US10161993B2 (en) * | 2013-02-21 | 2018-12-25 | Advantest Corporation | Tester with acceleration on memory and acceleration for automatic pattern generation within a FPGA block |
US10162007B2 (en) * | 2013-02-21 | 2018-12-25 | Advantest Corporation | Test architecture having multiple FPGA based hardware accelerator blocks for testing multiple DUTs independently |
US9810729B2 (en) * | 2013-02-28 | 2017-11-07 | Advantest Corporation | Tester with acceleration for packet building within a FPGA block |
US10126362B2 (en) * | 2014-12-15 | 2018-11-13 | International Business Machines Corporation | Controlling a test run on a device under test without controlling the test equipment testing the device under test |
CN107024623B (zh) * | 2016-02-02 | 2020-05-22 | 深圳市汇顶科技股份有限公司 | 数据采集芯片的测试系统、装置及其控制方法 |
CN106841993B (zh) * | 2017-02-16 | 2019-09-06 | 泰州镭昇光电科技有限公司 | 一种lcd检测装置及方法 |
US10976361B2 (en) | 2018-12-20 | 2021-04-13 | Advantest Corporation | Automated test equipment (ATE) support framework for solid state device (SSD) odd sector sizes and protection modes |
US11137910B2 (en) | 2019-03-04 | 2021-10-05 | Advantest Corporation | Fast address to sector number/offset translation to support odd sector size testing |
US11237202B2 (en) | 2019-03-12 | 2022-02-01 | Advantest Corporation | Non-standard sector size system support for SSD testing |
US10884847B1 (en) | 2019-08-20 | 2021-01-05 | Advantest Corporation | Fast parallel CRC determination to support SSD testing |
US11899550B2 (en) | 2020-03-31 | 2024-02-13 | Advantest Corporation | Enhanced auxiliary memory mapped interface test systems and methods |
US12099424B2 (en) | 2022-11-10 | 2024-09-24 | Intelligent Memory Limited | Apparatus, systems, and methods for dynamically reconfigured semiconductor tester for volatile and non-volatile memories |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4481627A (en) * | 1981-10-30 | 1984-11-06 | Honeywell Information Systems Inc. | Embedded memory testing method and apparatus |
US4873705A (en) | 1988-01-27 | 1989-10-10 | John Fluke Mfg. Co., Inc. | Method of and system for high-speed, high-accuracy functional testing of memories in microprocessor-based units |
CA2212089C (en) | 1997-07-31 | 2006-10-24 | Mosaid Technologies Incorporated | Bist memory test system |
US6286115B1 (en) | 1998-06-29 | 2001-09-04 | Micron Technology, Inc. | On-chip testing circuit and method for integrated circuits |
US6072737A (en) | 1998-08-06 | 2000-06-06 | Micron Technology, Inc. | Method and apparatus for testing embedded DRAM |
US6449741B1 (en) * | 1998-10-30 | 2002-09-10 | Ltx Corporation | Single platform electronic tester |
US6587979B1 (en) | 1999-10-18 | 2003-07-01 | Credence Systems Corporation | Partitionable embedded circuit test system for integrated circuit |
US6331770B1 (en) * | 2000-04-12 | 2001-12-18 | Advantest Corp. | Application specific event based semiconductor test system |
DE10034855B4 (de) | 2000-07-18 | 2006-05-11 | Infineon Technologies Ag | System zum Test von schnellen integrierten Digitalschaltungen und BOST-Halbleiterschaltungsbaustein als Testschaltkreis |
US6829728B2 (en) | 2000-11-13 | 2004-12-07 | Wu-Tung Cheng | Full-speed BIST controller for testing embedded synchronous memories |
JP2002236143A (ja) | 2001-02-08 | 2002-08-23 | Mitsubishi Electric Corp | 半導体装置の試験に用いる外部試験補助装置およびその装置を用いた半導体装置の試験方法 |
US6631340B2 (en) * | 2001-10-15 | 2003-10-07 | Advantest Corp. | Application specific event based semiconductor memory test system |
EP1345197A1 (de) * | 2002-03-11 | 2003-09-17 | Dialog Semiconductor GmbH | LCD Modulkennung |
DE10330042A1 (de) * | 2003-06-30 | 2005-02-03 | Infineon Technologies Ag | Halbleiter-Bauelement-Test-Verfahren, sowie Test-System zum Testen von Halbleiter-Bauelementen |
US8581610B2 (en) * | 2004-04-21 | 2013-11-12 | Charles A Miller | Method of designing an application specific probe card test system |
-
2006
- 2006-05-18 DE DE602006019069T patent/DE602006019069D1/de active Active
- 2006-05-18 AT AT06392009T patent/ATE492885T1/de not_active IP Right Cessation
- 2006-05-18 EP EP06392009A patent/EP1858028B1/de not_active Not-in-force
- 2006-06-05 US US11/446,625 patent/US7395169B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
ATE492885T1 (de) | 2011-01-15 |
US20070271059A1 (en) | 2007-11-22 |
EP1858028A1 (de) | 2007-11-21 |
EP1858028B1 (de) | 2010-12-22 |
US7395169B2 (en) | 2008-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE602006019069D1 (de) | Testvorrichtung für Speicher | |
TW200739106A (en) | Test system and method for testing electronic devices using a pipelined testing architecture | |
DE502006008342D1 (de) | Verfahren zum Test eines elektronischen Steuerungssystems | |
WO2007103431A3 (en) | Method and system for generating validation workflow | |
TW200615753A (en) | Hub, memory module, memory system and methods for reading and writing to the same | |
EP2302562A3 (de) | Automatisches Testsystem und automatisches Testverfahren zum Testen einer Strichcode-Identifizierungsvorrichtung | |
NO20080783L (no) | Diagnostisk remsekodingssystem og relaterte anvendelsesmetoder | |
JP2013235646A5 (de) | ||
ATE478735T1 (de) | Vorrichtung zum laden von reagenzkarten für klinische analysegeräte | |
WO2006069790A3 (en) | Test case automatic generation method for testing proactive gsm applications on sim cards | |
EP1705567A3 (de) | Verfahren und Vorrichtung zur Ausführung von Einheitstests in einer Host-Anwendungsumgebung | |
TW200700753A (en) | Test apparatus, diagnosis program and diagnosis method | |
WO2008114654A1 (ja) | 試験装置および電子デバイス | |
TW200739109A (en) | Test method, test system and assist board | |
DE602005010032D1 (de) | Lese-/Schreibeinrichtung für einen analytischenTest | |
RU2011127427A (ru) | Устройство | |
DE602006005815D1 (de) | Testvorrichtung mit testerkanal-verfügbarkeitsidentifikation | |
ATE478348T1 (de) | Testsystem und verfahren für eine elektrostatische entladungsvorrichtung | |
DE112006001052A5 (de) | Vorrichtung zur prüfstandsunabhängigen Erprobung von Systemen, Funktionen oder Komponenten eines Kraftfahrzeugs | |
TW200741207A (en) | Test time calculator | |
TW200636582A (en) | Read only memory (ROM) simulation apparatus | |
ATE441165T1 (de) | Prüfvorrichtung zum prüfen von gegenständen | |
TW200708938A (en) | Sample screening methods for system soft error rate evaluation | |
WO2009047841A1 (ja) | 試験装置及び試験方法 | |
ATE487188T1 (de) | System und verfahren zur automatischen prüfung von planungsergebnissen |