DE602005002533D1 - Dmac-ausgabemechanismus über ein steaming-id-verfahren - Google Patents

Dmac-ausgabemechanismus über ein steaming-id-verfahren

Info

Publication number
DE602005002533D1
DE602005002533D1 DE602005002533T DE602005002533T DE602005002533D1 DE 602005002533 D1 DE602005002533 D1 DE 602005002533D1 DE 602005002533 T DE602005002533 T DE 602005002533T DE 602005002533 T DE602005002533 T DE 602005002533T DE 602005002533 D1 DE602005002533 D1 DE 602005002533D1
Authority
DE
Germany
Prior art keywords
processor
commands
dma
slots
steaming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602005002533T
Other languages
English (en)
Other versions
DE602005002533T2 (de
Inventor
Matthew Edward King
Peichun Peter Liu
David Mui
Takeshi Yamazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Interactive Entertainment Inc
International Business Machines Corp
Original Assignee
Sony Computer Entertainment Inc
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Computer Entertainment Inc, International Business Machines Corp filed Critical Sony Computer Entertainment Inc
Publication of DE602005002533D1 publication Critical patent/DE602005002533D1/de
Application granted granted Critical
Publication of DE602005002533T2 publication Critical patent/DE602005002533T2/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/3625—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using a time dependent access

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Liquid Developers In Electrophotography (AREA)
  • External Artificial Organs (AREA)
  • Apparatus For Radiation Diagnosis (AREA)
DE602005002533T 2004-07-29 2005-07-28 Dmac-ausgabemechanismus über ein steaming-id-verfahren Active DE602005002533T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US902473 2004-07-29
US10/902,473 US20060026308A1 (en) 2004-07-29 2004-07-29 DMAC issue mechanism via streaming ID method
PCT/IB2005/003353 WO2006011063A2 (en) 2004-07-29 2005-07-28 Dmac issue mechanism via streaming id method

Publications (2)

Publication Number Publication Date
DE602005002533D1 true DE602005002533D1 (de) 2007-10-31
DE602005002533T2 DE602005002533T2 (de) 2008-06-26

Family

ID=35717681

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602005002533T Active DE602005002533T2 (de) 2004-07-29 2005-07-28 Dmac-ausgabemechanismus über ein steaming-id-verfahren

Country Status (7)

Country Link
US (1) US20060026308A1 (de)
EP (1) EP1704487B1 (de)
JP (2) JP4440181B2 (de)
CN (1) CN100573489C (de)
AT (1) ATE373845T1 (de)
DE (1) DE602005002533T2 (de)
WO (1) WO2006011063A2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100677511B1 (ko) * 2005-08-12 2007-02-02 엘지전자 주식회사 Ｂｃａｓｔ서비스 시스템 및 이를 이용한 콘텐츠 전송방법
US20080220047A1 (en) * 2007-03-05 2008-09-11 Sawhney Amarpreet S Low-swelling biocompatible hydrogels
CN103533090A (zh) * 2013-10-23 2014-01-22 中国科学院声学研究所 单个物理网口模拟为多个逻辑网口的映射方法与装置

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2628079B2 (ja) * 1988-11-25 1997-07-09 三菱電機株式会社 マルチプロセサシステムにおけるダイレクト・メモリ・アクセス制御装置
CA2069711C (en) * 1991-09-18 1999-11-30 Donald Edward Carmon Multi-media signal processor computer system
US5475850A (en) * 1993-06-21 1995-12-12 Intel Corporation Multistate microprocessor bus arbitration signals
US5619728A (en) * 1994-10-20 1997-04-08 Dell Usa, L.P. Decoupled DMA transfer list storage technique for a peripheral resource controller
US5826106A (en) * 1995-05-26 1998-10-20 National Semiconductor Corporation High performance multifunction direct memory access (DMA) controller
EP0804033A3 (de) * 1996-04-26 2003-12-10 Texas Instruments Incorporated Verbesserungen an oder in Bezug auf elektronischen Bauelementen
JPH1040211A (ja) * 1996-04-30 1998-02-13 Texas Instr Inc <Ti> パケット化されたデータ通信インタフェース機器内での直接メモリアクセス優先順位を割り当てるための方法ならびにｄｍａチャンネル回路
US6112265A (en) * 1997-04-07 2000-08-29 Intel Corportion System for issuing a command to a memory having a reorder module for priority commands and an arbiter tracking address of recently issued command
JP3602293B2 (ja) * 1997-04-22 2004-12-15 株式会社ソニー・コンピュータエンタテインメント データ転送方法及び装置
US7133940B2 (en) * 1997-10-14 2006-11-07 Alacritech, Inc. Network interface device employing a DMA command queue
US6347344B1 (en) * 1998-10-14 2002-02-12 Hitachi, Ltd. Integrated multimedia system with local processor, data transfer switch, processing modules, fixed functional unit, data streamer, interface unit and multiplexer, all integrated on multimedia processor
KR100708096B1 (ko) * 2000-07-21 2007-04-16 삼성전자주식회사 버스 시스템 및 그 실행 순서 조정방법
US6738836B1 (en) * 2000-08-31 2004-05-18 Hewlett-Packard Development Company, L.P. Scalable efficient I/O port protocol
US6874039B2 (en) * 2000-09-08 2005-03-29 Intel Corporation Method and apparatus for distributed direct memory access for systems on chip
JP2002163239A (ja) * 2000-11-22 2002-06-07 Toshiba Corp マルチプロセッサシステムおよびその制御方法
US7110440B2 (en) * 2001-03-14 2006-09-19 Mercury Computer Systems, Inc. Wireless communications systems and methods for multiple processor based multiple user detection
US6981073B2 (en) * 2001-07-31 2005-12-27 Wis Technologies, Inc. Multiple channel data bus control for video processing
US20040073721A1 (en) * 2002-10-10 2004-04-15 Koninklijke Philips Electronics N.V. DMA Controller for USB and like applications

Also Published As

Publication number Publication date
EP1704487A2 (de) 2006-09-27
JP2009037639A (ja) 2009-02-19
JP5058116B2 (ja) 2012-10-24
DE602005002533T2 (de) 2008-06-26
WO2006011063A2 (en) 2006-02-02
WO2006011063A3 (en) 2006-06-15
CN100573489C (zh) 2009-12-23
CN1910562A (zh) 2007-02-07
EP1704487B1 (de) 2007-09-19
JP4440181B2 (ja) 2010-03-24
ATE373845T1 (de) 2007-10-15
JP2006048691A (ja) 2006-02-16
US20060026308A1 (en) 2006-02-02

Similar Documents

Publication Publication Date Title
KR101746018B1 (ko) 비대칭 실행 유닛들의 효율적인 스케줄링을 위한 방법 및 장치
CN108701040B (zh) 用户级别线程暂停的方法、设备、和指令
CN106030538B (zh) 通过编译器和os支持分离出i/o执行的系统和方法
CN108268386A (zh) 加速硬件中的存储器排序
TW201702866A (zh) 用戶等級分叉及會合處理器、方法、系統及指令
JP2007034414A5 (de)
CN105487838A (zh) 一种动态可重构处理器的任务级并行调度方法与系统
WO2011080055A3 (en) Dynamically distributing a multi-dimensional work set across a multi-core system
EP2839370B1 (de) Zeitschlupf pipeline ausgleichung für multicore-programmierbare logische steuerungen
TW200617680A (en) Establishing command order in an out of order DMA command queue
RU2012148583A (ru) Трансформация прерывистых спецификаторов команд в непрерывные спецификаторы команд
CN103559045A (zh) 一种硬件实时操作系统
WO2008108129A1 (ja) メモリアクセス制御システム、メモリアクセス制御方法およびそのプログラム
JP2017509059A (ja) 電力消費を低減するための割り込み処理の同期化
WO2009057208A1 (ja) 資源割当プログラム、管理ノード、資源割当方法、および並列計算機システム
CN103617071B (zh) 一种资源独占及排它的提升虚拟机计算能力的方法及装置
US20060015876A1 (en) Light weight context switching technique
US20170337246A1 (en) Big-data processing accelerator and big-data processing system thereof
JP2004030222A5 (de)
DE602005002533D1 (de) Dmac-ausgabemechanismus über ein steaming-id-verfahren
WO2019126797A3 (en) System and method for executing instructions
CN101349975A (zh) 实现中断底半部机制的方法及嵌入式系统
ATE512400T1 (de) Verfahren und vorrichtung zur behandlung von eingängen in ein ein-chip-mehrprozessorsystem
Ramírez et al. Differences of energetic consumption between Java and JNI Android apps
CN105260239B (zh) 一种用于故障指示器功能性能均衡调度方法

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: RICHARDT PATENTANWAELTE, 65185 WIESBADEN