DE602004013950D1 - Konfigurierbares mehrschritt-schieberegister mit linearer rückkopplung - Google Patents

Konfigurierbares mehrschritt-schieberegister mit linearer rückkopplung

Info

Publication number
DE602004013950D1
DE602004013950D1 DE602004013950T DE602004013950T DE602004013950D1 DE 602004013950 D1 DE602004013950 D1 DE 602004013950D1 DE 602004013950 T DE602004013950 T DE 602004013950T DE 602004013950 T DE602004013950 T DE 602004013950T DE 602004013950 D1 DE602004013950 D1 DE 602004013950D1
Authority
DE
Germany
Prior art keywords
matrix
state transition
lfsr
state
linear feedback
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE602004013950T
Other languages
English (en)
Inventor
Berkel Cornelis H Van
Ricky J Nas
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Publication of DE602004013950D1 publication Critical patent/DE602004013950D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/582—Pseudo-random number generators
    • G06F7/584—Pseudo-random number generators using finite field arithmetic, e.g. using a linear feedback shift register
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic

Landscapes

  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Complex Calculations (AREA)
  • Logic Circuits (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Shift Register Type Memory (AREA)
DE602004013950T 2003-04-08 2004-03-30 Konfigurierbares mehrschritt-schieberegister mit linearer rückkopplung Expired - Lifetime DE602004013950D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP03100935 2003-04-08
PCT/IB2004/050362 WO2004090714A2 (en) 2003-04-08 2004-03-30 Configurable multi-step linear feedback shift register

Publications (1)

Publication Number Publication Date
DE602004013950D1 true DE602004013950D1 (de) 2008-07-03

Family

ID=33155214

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602004013950T Expired - Lifetime DE602004013950D1 (de) 2003-04-08 2004-03-30 Konfigurierbares mehrschritt-schieberegister mit linearer rückkopplung

Country Status (7)

Country Link
US (1) US7702706B2 (de)
EP (1) EP1614028B1 (de)
JP (1) JP4436830B2 (de)
CN (1) CN1768326B (de)
AT (1) ATE396448T1 (de)
DE (1) DE602004013950D1 (de)
WO (1) WO2004090714A2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0614157D0 (en) * 2006-07-17 2006-08-23 Ttp Communications Ltd LFSR emulation
US8176394B2 (en) * 2008-04-11 2012-05-08 Mediatek Inc. Linear feedback shift register structure and method
US8464141B2 (en) * 2008-08-13 2013-06-11 Infineon Technologies Ag Programmable error correction capability for BCH codes
JP5267038B2 (ja) * 2008-10-20 2013-08-21 富士通株式会社 線形帰還シフト演算装置、通信装置、マイクロプロセッサ、及び線形帰還シフト演算装置におけるデータ出力方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2620069B2 (ja) * 1986-10-09 1997-06-11 クラリオン株式会社 スペクトラム拡散通信方式
US5412665A (en) 1992-01-10 1995-05-02 International Business Machines Corporation Parallel operation linear feedback shift register
US5365588A (en) * 1993-03-12 1994-11-15 Hughes Aircraft Company High speed encryption system and method
US5987056A (en) * 1997-11-13 1999-11-16 Lsi Logic Corporation PN sequence hopping method and system
US6173009B1 (en) * 1998-12-29 2001-01-09 Texas Instruments Incorporated State calculation circuit for discrete linear state space model
US6640236B1 (en) * 1999-08-31 2003-10-28 Qualcomm Incorporated Method and apparatus for generating multiple bits of a pseudonoise sequence with each clock pulse by computing the bits in parallel
US6282230B1 (en) * 1999-09-23 2001-08-28 Texas Instruments Incorporated Block pseudo-noise generating circuit
US6594680B1 (en) * 1999-12-30 2003-07-15 Texas Instruments Incorporated Psuedo-random noise sequence generating system

Also Published As

Publication number Publication date
CN1768326B (zh) 2010-06-16
ATE396448T1 (de) 2008-06-15
US20060269037A1 (en) 2006-11-30
EP1614028B1 (de) 2008-05-21
WO2004090714A2 (en) 2004-10-21
JP4436830B2 (ja) 2010-03-24
EP1614028A2 (de) 2006-01-11
CN1768326A (zh) 2006-05-03
US7702706B2 (en) 2010-04-20
WO2004090714A3 (en) 2005-01-20
JP2006526861A (ja) 2006-11-24

Similar Documents

Publication Publication Date Title
TW200500940A (en) Simd integer multiply high with round and shift
GB2429554A (en) Method and apparatus to vectorize multiple input instructions
ATE484789T1 (de) Multiplikator
WO2003027832A3 (en) Hash-based pseudo-random number generator
TW200618476A (en) Flip flop circuit & same with scan function
GB2383657A (en) Handler for floating-point denormalized numbers
WO2007094047A1 (ja) 演算装置および演算方法
TW200634616A (en) Arithmetic unit of arbitrary precision, operation method for processing data of arbitrary precision and electronic equipment
TW200505163A (en) Electronic circuit with array of programmable logic cells
DE602004013950D1 (de) Konfigurierbares mehrschritt-schieberegister mit linearer rückkopplung
BR9900745A (pt) Multiplicador de baixa potência para cpu e dsp.
DE60036928D1 (de) Gegenmassnahmeverfahren in einem elektronischen baustein zur ausführung eines krypto-algorithmus mit geheimschlüssel
DE60331088D1 (de) Rechnerisch effiziente mathematische maschine
Yang et al. Generate n-scroll attractor in linear system by scalar output feedback
Sarkar et al. Design of hybrid (CSA-CSkA) adder for improvement of propagation delay
WO2005033870A3 (en) Method for creating and using text objects as control devices
RU2299461C1 (ru) Умножитель по модулю
Vázquez et al. Fractionally coupled solutions of the diffusion equation
Kundu et al. qBSA: Logic design of a 32-bit block-skewed RSFQ arithmetic logic unit
EP1335386A3 (de) Schieberegister
DE502005001032D1 (de) Übergang von einer booleschen Maskierung zu einer arithmetischen Maskierung
Kavitha et al. An efficient 32-bit Ladner Fischer adder derived using Han-Carlson
TW200644407A (en) Switching amplifier and control method thereof
KR100392370B1 (ko) 유한체내에서 다단 구조의 역수 계산 장치
Lewis Multidisciplinary design optimization.

Legal Events

Date Code Title Description
8328 Change in the person/name/address of the agent

Representative=s name: RICHTER, WERDERMANN, GERBAULET & HOFMANN, 20354 HA

8364 No opposition during term of opposition