DE60136539D1 - Gemeinsame busschnittstelle für einen digitalen signalprozessor - Google Patents
Gemeinsame busschnittstelle für einen digitalen signalprozessorInfo
- Publication number
- DE60136539D1 DE60136539D1 DE60136539T DE60136539T DE60136539D1 DE 60136539 D1 DE60136539 D1 DE 60136539D1 DE 60136539 T DE60136539 T DE 60136539T DE 60136539 T DE60136539 T DE 60136539T DE 60136539 D1 DE60136539 D1 DE 60136539D1
- Authority
- DE
- Germany
- Prior art keywords
- digital signal
- signal processor
- bus interface
- common bus
- common
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0875—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with dedicated cache, e.g. instruction or stack
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Microcomputers (AREA)
- Advance Control (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/571,191 US6604163B1 (en) | 2000-05-16 | 2000-05-16 | Interconnection of digital signal processor with program memory and external devices using a shared bus interface |
PCT/US2001/008855 WO2001088725A2 (en) | 2000-05-16 | 2001-03-20 | Shared bus interface for digital signal processor |
Publications (1)
Publication Number | Publication Date |
---|---|
DE60136539D1 true DE60136539D1 (de) | 2008-12-24 |
Family
ID=24282680
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60136539T Expired - Lifetime DE60136539D1 (de) | 2000-05-16 | 2001-03-20 | Gemeinsame busschnittstelle für einen digitalen signalprozessor |
Country Status (5)
Country | Link |
---|---|
US (1) | US6604163B1 (de) |
EP (1) | EP1285340B1 (de) |
JP (1) | JP2003533823A (de) |
DE (1) | DE60136539D1 (de) |
WO (1) | WO2001088725A2 (de) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6789153B1 (en) * | 2001-02-20 | 2004-09-07 | Lsi Logic Corporation | Bridge for coupling digital signal processor to on-chip bus as slave |
US20050081015A1 (en) * | 2003-09-30 | 2005-04-14 | Barry Peter J. | Method and apparatus for adapting write instructions for an expansion bus |
US7340568B2 (en) * | 2005-02-11 | 2008-03-04 | International Business Machines Corporation | Reducing number of rejected snoop requests by extending time to respond to snoop request |
KR100787231B1 (ko) * | 2005-04-23 | 2007-12-21 | 삼성전자주식회사 | 고전압 발생장치, 고전압 발생방법 및 asic 칩 |
JP2007172333A (ja) * | 2005-12-22 | 2007-07-05 | Sanyo Electric Co Ltd | バスアドレス選択回路およびバスアドレス選択方法 |
US7859398B2 (en) * | 2006-12-13 | 2010-12-28 | Eaton Corporation | System and method for maintaining and controlling a plurality of wireless light fixtures |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0227319A3 (de) | 1985-12-26 | 1989-11-02 | Analog Devices, Inc. | Befehlscachespeicher |
US5301295A (en) | 1991-05-22 | 1994-04-05 | Analog Devices, Inc. | Data processor apparatus and method with selective caching of instructions |
US5638530A (en) * | 1993-04-20 | 1997-06-10 | Texas Instruments Incorporated | Direct memory access scheme using memory with an integrated processor having communication with external devices |
US5541862A (en) * | 1994-04-28 | 1996-07-30 | Wandel & Goltermann Ate Systems Ltd. | Emulator and digital signal analyzer |
US6088783A (en) * | 1996-02-16 | 2000-07-11 | Morton; Steven G | DPS having a plurality of like processors controlled in parallel by an instruction word, and a control processor also controlled by the instruction word |
GB2309324B (en) | 1996-01-17 | 2000-09-06 | Motorola Inc | Method for storing repair data in a micro processor system |
US6044225A (en) * | 1996-03-13 | 2000-03-28 | Diamond Multimedia Systems, Inc. | Multiple parallel digital data stream channel controller |
US6401196B1 (en) * | 1998-06-19 | 2002-06-04 | Motorola, Inc. | Data processor system having branch control and method thereof |
US6041400A (en) * | 1998-10-26 | 2000-03-21 | Sony Corporation | Distributed extensible processing architecture for digital signal processing applications |
EP1046998A1 (de) * | 1999-04-22 | 2000-10-25 | Texas Instruments Incorporated | Digitale Signalprozessoren mit virtueller Addressierung |
-
2000
- 2000-05-16 US US09/571,191 patent/US6604163B1/en not_active Expired - Lifetime
-
2001
- 2001-03-20 EP EP01920553A patent/EP1285340B1/de not_active Expired - Lifetime
- 2001-03-20 JP JP2001585054A patent/JP2003533823A/ja not_active Withdrawn
- 2001-03-20 WO PCT/US2001/008855 patent/WO2001088725A2/en active Application Filing
- 2001-03-20 DE DE60136539T patent/DE60136539D1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP2003533823A (ja) | 2003-11-11 |
EP1285340A2 (de) | 2003-02-26 |
WO2001088725A2 (en) | 2001-11-22 |
EP1285340B1 (de) | 2008-11-12 |
US6604163B1 (en) | 2003-08-05 |
WO2001088725A3 (en) | 2002-03-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60008139D1 (de) | Cachespeicheranordnung für einen digitalen signalprozessor | |
DE69940109D1 (de) | Rollstabsystem für einen mehrpunktriegel | |
DE60003902D1 (de) | Signalverarbeitung | |
DE60006629D1 (de) | Verzögerungsschaltung mit Interpolation für integrierten Schaltkreis | |
DE69738879D1 (de) | Taktrückgewinnungssystem für einen digitalen Signalprozessor | |
ATE262090T1 (de) | Kupplungsvorrichtung für einen baggerzahn | |
DE69915969D1 (de) | Befestigungsanordnung für einen Sensor | |
GB2367390B (en) | Software for designing modelling or performing digital signal procesing | |
DE69806497D1 (de) | Bidirektionales kommunikationsport für digitalen signalprozessor | |
ID29074A (id) | Prosesor reproduksi sinyal digital | |
ATE303717T1 (de) | Gutbearbeitungseinheit für einen mähdrescher | |
DE60119600D1 (de) | Elementschnittstelle für Surfboard | |
DE29821268U1 (de) | Verbindungsvorrichtung für einen Kindersportwagen | |
DE60217448D1 (de) | Prozessor für Audiosignale | |
DE60036365D1 (de) | Klappankersystem für einen schutzschalter | |
DE60104924D1 (de) | Einziehbarer Steckermechanismus für Signalstecker | |
DE69802426T2 (de) | Taktschema für digitales signalprozessorsystem | |
DK1066559T3 (da) | Digital signalprocessor | |
DE69925184D1 (de) | Halterungsaufbau für einen Steckverbinder | |
DE50101172D1 (de) | Verbindungsanordnung für leitungen | |
DE60107783D1 (de) | Verbindungsstruktur für Signalübertragung | |
DE60136539D1 (de) | Gemeinsame busschnittstelle für einen digitalen signalprozessor | |
DE60029541D1 (de) | Konfigurierbares Rückhören für Rechner-Telefonie | |
DE60115754D1 (de) | Empfangsgerät für digitale Signale | |
DE60317402D1 (de) | Digitaler signalangepasster Filter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |