DE60131214D1 - Verfahren und Anordnung zur Freilassung von Funktionseinheiten in einem multithreaded VLIW-Prozessor - Google Patents

Verfahren und Anordnung zur Freilassung von Funktionseinheiten in einem multithreaded VLIW-Prozessor

Info

Publication number
DE60131214D1
DE60131214D1 DE60131214T DE60131214T DE60131214D1 DE 60131214 D1 DE60131214 D1 DE 60131214D1 DE 60131214 T DE60131214 T DE 60131214T DE 60131214 T DE60131214 T DE 60131214T DE 60131214 D1 DE60131214 D1 DE 60131214D1
Authority
DE
Germany
Prior art keywords
release
arrangement
functional units
vliw processor
multithreaded vliw
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60131214T
Other languages
English (en)
Other versions
DE60131214T2 (de
Inventor
Alan David Berenbaum
Nevin Heintze
Tor E Jeremiassen
Stefanos Kaxiras
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Agere Systems LLC
Original Assignee
Agere Systems Guardian Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agere Systems Guardian Corp filed Critical Agere Systems Guardian Corp
Application granted granted Critical
Publication of DE60131214D1 publication Critical patent/DE60131214D1/de
Publication of DE60131214T2 publication Critical patent/DE60131214T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions
DE60131214T 2000-03-30 2001-03-29 Verfahren und Anordnung zur Freilassung von Funktionseinheiten in einem multithreaded VLIW-Prozessor Expired - Lifetime DE60131214T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US538669 2000-03-30
US09/538,669 US6665791B1 (en) 2000-03-30 2000-03-30 Method and apparatus for releasing functional units in a multithreaded VLIW processor

Publications (2)

Publication Number Publication Date
DE60131214D1 true DE60131214D1 (de) 2007-12-20
DE60131214T2 DE60131214T2 (de) 2008-08-28

Family

ID=24147916

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60131214T Expired - Lifetime DE60131214T2 (de) 2000-03-30 2001-03-29 Verfahren und Anordnung zur Freilassung von Funktionseinheiten in einem multithreaded VLIW-Prozessor

Country Status (7)

Country Link
US (1) US6665791B1 (de)
EP (1) EP1139215B1 (de)
JP (1) JP3780449B2 (de)
KR (1) KR100940956B1 (de)
CA (1) CA2337962C (de)
DE (1) DE60131214T2 (de)
TW (1) TW502213B (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7096343B1 (en) 2000-03-30 2006-08-22 Agere Systems Inc. Method and apparatus for splitting packets in multithreaded VLIW processor
US6928645B2 (en) * 2001-03-30 2005-08-09 Intel Corporation Software-based speculative pre-computation and multithreading
AU2003219666A1 (en) * 2002-01-15 2003-07-30 Chip Engines Reconfigurable control processor for multi-protocol resilient packet ring processor
US7200738B2 (en) 2002-04-18 2007-04-03 Micron Technology, Inc. Reducing data hazards in pipelined processors to provide high processor utilization
US8037224B2 (en) 2002-10-08 2011-10-11 Netlogic Microsystems, Inc. Delegating network processor operations to star topology serial bus interfaces
US7924828B2 (en) 2002-10-08 2011-04-12 Netlogic Microsystems, Inc. Advanced processor with mechanism for fast packet queuing operations
US7961723B2 (en) 2002-10-08 2011-06-14 Netlogic Microsystems, Inc. Advanced processor with mechanism for enforcing ordering between information sent on two independent networks
US7334086B2 (en) 2002-10-08 2008-02-19 Rmi Corporation Advanced processor with system on a chip interconnect technology
US7984268B2 (en) 2002-10-08 2011-07-19 Netlogic Microsystems, Inc. Advanced processor scheduling in a multithreaded system
US9088474B2 (en) 2002-10-08 2015-07-21 Broadcom Corporation Advanced processor with interfacing messaging network to a CPU
US8176298B2 (en) 2002-10-08 2012-05-08 Netlogic Microsystems, Inc. Multi-core multi-threaded processing systems with instruction reordering in an in-order pipeline
US20040103248A1 (en) * 2002-10-08 2004-05-27 Hass David T. Advanced telecommunications processor
US20050044324A1 (en) * 2002-10-08 2005-02-24 Abbas Rashid Advanced processor with mechanism for maximizing resource usage in an in-order pipeline with multiple threads
US7627721B2 (en) 2002-10-08 2009-12-01 Rmi Corporation Advanced processor with cache coherency
US8478811B2 (en) 2002-10-08 2013-07-02 Netlogic Microsystems, Inc. Advanced processor with credit based scheme for optimal packet flow in a multi-processor system on a chip
US8015567B2 (en) 2002-10-08 2011-09-06 Netlogic Microsystems, Inc. Advanced processor with mechanism for packet distribution at high line rate
US7346757B2 (en) * 2002-10-08 2008-03-18 Rmi Corporation Advanced processor translation lookaside buffer management in a multithreaded system
JP2006512656A (ja) * 2002-12-30 2006-04-13 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ 超長命令語プロセッサ
US7395414B2 (en) * 2005-02-11 2008-07-01 International Business Machines Corporation Dynamic recalculation of resource vector at issue queue for steering of dependent instructions
US7254697B2 (en) * 2005-02-11 2007-08-07 International Business Machines Corporation Method and apparatus for dynamic modification of microprocessor instruction group at dispatch
US9596324B2 (en) 2008-02-08 2017-03-14 Broadcom Corporation System and method for parsing and allocating a plurality of packets to processor core threads
CN101526893B (zh) * 2008-03-06 2014-02-19 华为技术有限公司 一种超长指令字指令并行执行方法及装置
FR2960314B1 (fr) * 2010-05-19 2012-07-27 Bull Sas Procede d'optimisation de gestion de veille d'un microprocesseur permettant la mise en oeuvre de plusieurs coeurs logiques et programme d'ordinateur mettant en oeuvre un tel procede
US11455195B2 (en) 2020-01-03 2022-09-27 International Business Machines Corporation Workload-based cognitive dynamic computing system optimization

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100280460B1 (ko) * 1998-04-08 2001-02-01 김영환 데이터 처리 장치 및 이의 복수의 스레드 처리 방법
US6272616B1 (en) * 1998-06-17 2001-08-07 Agere Systems Guardian Corp. Method and apparatus for executing multiple instruction streams in a digital processor with multiple data paths

Also Published As

Publication number Publication date
EP1139215A3 (de) 2003-05-14
EP1139215B1 (de) 2007-11-07
JP3780449B2 (ja) 2006-05-31
US6665791B1 (en) 2003-12-16
TW502213B (en) 2002-09-11
KR20010095068A (ko) 2001-11-03
KR100940956B1 (ko) 2010-02-05
CA2337962C (en) 2004-11-16
CA2337962A1 (en) 2001-09-30
DE60131214T2 (de) 2008-08-28
JP2001306322A (ja) 2001-11-02
EP1139215A2 (de) 2001-10-04

Similar Documents

Publication Publication Date Title
DE60131214D1 (de) Verfahren und Anordnung zur Freilassung von Funktionseinheiten in einem multithreaded VLIW-Prozessor
DE60115982D1 (de) Verfahren und Anordnung zur Zuteilung von Funktionseinheiten in einem multithreaded VLIW Prozessor
DE60109748D1 (de) Verfahren und gerät zur ausführungsunterbrechung in einem prozessor
DE60032481D1 (de) Verfahren und vorrichtung zur threadumschaltung in einem multithreadprozessor
DE60143407D1 (de) Verfahren und vorrichtung zur bestimmung des verschleisszustandes eines reifens
DE50012668D1 (de) Verfahren und vorrichtung zur fahrweisenbewertung
DE60132585D1 (de) Vorrichtung und verfahren zum ausgeben der gruppierung von befehlen in einem vliw-prozessor
DE10085363T1 (de) Verfahren und Einrichtung zum Verwalten von Ressourcen in einem Multithreaded-Prozessor
DE60126382D1 (de) Verfahren und Gerät zur Erkennung von Gegenständen
DE60101390D1 (de) Verfahren und Vorrichtung zur Trennung von Kohlenwasserstoffen
DE60040376D1 (de) Verfahren und Anordnung zur Ermittlung des Herzschlags
DE60022304D1 (de) Verfahren und Anordnung zur Ortung von Sprechern
DE60103592D1 (de) Verfahren und Vorrichtung zur Verringerung von Rauschen in einem Schaltregler
DE60208267D1 (de) Verfahren und Anordnung zur Bewegungsbestimmung
DE60124225D1 (de) Verfahren und Vorrichtung zur Erkennung von Emotionen
DE60140514D1 (de) Verfahren und Vorrichtung zur Beseitigung von Perfluorverbindungen
DE69938759D1 (de) Verfahren und Vorrichtung zur Bestimmung des optimalen Bewegungsablaufes für Gegenstände
ATA82898A (de) Verfahren und anordnung zur ermittlung von zustandsgrössen
DE60127546D1 (de) Verfahren und magnetische vorrichtung zur bestimmung der orientierung
DE60100823D1 (de) Verfahren und Vorrichtung zur Kantendetektion
DE50207337D1 (de) Anordnung und verfahren zur ermittlung von kenngrössen
DE50203510D1 (de) Verfahren zur erkennung und identifizierung von objekten
DE60116195D1 (de) Vorrichtung und Verfahren zur Verschleierung von Eingangsparametern
DE59904164D1 (de) Verfahren und anordnung zur sprachcodierung
DE60031502D1 (de) Verfahren und Vorrichtung zur Typbestimmung eines Formblatts

Legal Events

Date Code Title Description
8364 No opposition during term of opposition