DE60115982D1 - Verfahren und Anordnung zur Zuteilung von Funktionseinheiten in einem multithreaded VLIW Prozessor - Google Patents

Verfahren und Anordnung zur Zuteilung von Funktionseinheiten in einem multithreaded VLIW Prozessor

Info

Publication number
DE60115982D1
DE60115982D1 DE60115982T DE60115982T DE60115982D1 DE 60115982 D1 DE60115982 D1 DE 60115982D1 DE 60115982 T DE60115982 T DE 60115982T DE 60115982 T DE60115982 T DE 60115982T DE 60115982 D1 DE60115982 D1 DE 60115982D1
Authority
DE
Germany
Prior art keywords
arrangement
functional units
vliw processor
allocating functional
multithreaded vliw
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60115982T
Other languages
English (en)
Other versions
DE60115982T2 (de
Inventor
Alan David Berenbaum
Nevin Heintze
Tor E Jeremiassen
Stefanos Kaxiras
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Agere Systems LLC
Original Assignee
Agere Systems Guardian Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agere Systems Guardian Corp filed Critical Agere Systems Guardian Corp
Application granted granted Critical
Publication of DE60115982D1 publication Critical patent/DE60115982D1/de
Publication of DE60115982T2 publication Critical patent/DE60115982T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
DE60115982T 2000-03-30 2001-03-29 Verfahren und Vorrichtung zum Zuordnen funktioneller Einheiten in einem Mehrfachthread-VLIM-Prozessor Expired - Lifetime DE60115982T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US538670 2000-03-30
US09/538,670 US7007153B1 (en) 2000-03-30 2000-03-30 Method and apparatus for allocating functional units in a multithreaded VLIW processor

Publications (2)

Publication Number Publication Date
DE60115982D1 true DE60115982D1 (de) 2006-01-26
DE60115982T2 DE60115982T2 (de) 2006-09-14

Family

ID=24147921

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60115982T Expired - Lifetime DE60115982T2 (de) 2000-03-30 2001-03-29 Verfahren und Vorrichtung zum Zuordnen funktioneller Einheiten in einem Mehrfachthread-VLIM-Prozessor

Country Status (7)

Country Link
US (1) US7007153B1 (de)
EP (1) EP1148414B1 (de)
JP (1) JP3832623B2 (de)
KR (1) KR20010095069A (de)
CA (1) CA2337172C (de)
DE (1) DE60115982T2 (de)
TW (1) TW514827B (de)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7096343B1 (en) 2000-03-30 2006-08-22 Agere Systems Inc. Method and apparatus for splitting packets in multithreaded VLIW processor
WO2002046887A2 (en) * 2000-10-23 2002-06-13 Xyron Corporation Concurrent-multitasking processor
US6934951B2 (en) * 2002-01-17 2005-08-23 Intel Corporation Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section
US7401208B2 (en) 2003-04-25 2008-07-15 International Business Machines Corporation Method and apparatus for randomizing instruction thread interleaving in a multi-thread processor
US7360062B2 (en) 2003-04-25 2008-04-15 International Business Machines Corporation Method and apparatus for selecting an instruction thread for processing in a multi-thread processor
US7401207B2 (en) 2003-04-25 2008-07-15 International Business Machines Corporation Apparatus and method for adjusting instruction thread priority in a multi-thread processor
US8533716B2 (en) 2004-03-31 2013-09-10 Synopsys, Inc. Resource management in a multicore architecture
GB0407384D0 (en) 2004-03-31 2004-05-05 Ignios Ltd Resource management in a multicore processor
US7853777B2 (en) * 2005-02-04 2010-12-14 Mips Technologies, Inc. Instruction/skid buffers in a multithreading microprocessor that store dispatched instructions to avoid re-fetching flushed instructions
US7506140B2 (en) * 2005-02-04 2009-03-17 Mips Technologies, Inc. Return data selector employing barrel-incrementer-based round-robin apparatus
US7657883B2 (en) * 2005-02-04 2010-02-02 Mips Technologies, Inc. Instruction dispatch scheduler employing round-robin apparatus supporting multiple thread priorities for use in multithreading microprocessor
US7664936B2 (en) * 2005-02-04 2010-02-16 Mips Technologies, Inc. Prioritizing thread selection partly based on stall likelihood providing status information of instruction operand register usage at pipeline stages
US7752627B2 (en) 2005-02-04 2010-07-06 Mips Technologies, Inc. Leaky-bucket thread scheduler in a multithreading microprocessor
US7657891B2 (en) * 2005-02-04 2010-02-02 Mips Technologies, Inc. Multithreading microprocessor with optimized thread scheduler for increasing pipeline utilization efficiency
US7681014B2 (en) * 2005-02-04 2010-03-16 Mips Technologies, Inc. Multithreading instruction scheduler employing thread group priorities
US7631130B2 (en) * 2005-02-04 2009-12-08 Mips Technologies, Inc Barrel-incrementer-based round-robin apparatus and instruction dispatch scheduler employing same for use in multithreading microprocessor
US7490230B2 (en) * 2005-02-04 2009-02-10 Mips Technologies, Inc. Fetch director employing barrel-incrementer-based round-robin apparatus for use in multithreading microprocessor
US7613904B2 (en) * 2005-02-04 2009-11-03 Mips Technologies, Inc. Interfacing external thread prioritizing policy enforcing logic with customer modifiable register to processor internal scheduler
US7395414B2 (en) * 2005-02-11 2008-07-01 International Business Machines Corporation Dynamic recalculation of resource vector at issue queue for steering of dependent instructions
US7254697B2 (en) * 2005-02-11 2007-08-07 International Business Machines Corporation Method and apparatus for dynamic modification of microprocessor instruction group at dispatch
US7990989B2 (en) * 2006-09-16 2011-08-02 Mips Technologies, Inc. Transaction selector employing transaction queue group priorities in multi-port switch
US7961745B2 (en) * 2006-09-16 2011-06-14 Mips Technologies, Inc. Bifurcated transaction selector supporting dynamic priorities in multi-port switch
US7760748B2 (en) * 2006-09-16 2010-07-20 Mips Technologies, Inc. Transaction selector employing barrel-incrementer-based round-robin apparatus supporting dynamic priorities in multi-port switch
US7773621B2 (en) * 2006-09-16 2010-08-10 Mips Technologies, Inc. Transaction selector employing round-robin apparatus supporting dynamic priorities in multi-port switch
GB2466984B (en) * 2009-01-16 2011-07-27 Imagination Tech Ltd Multi-threaded data processing system
CN101901130B (zh) * 2010-07-26 2014-01-08 清华大学 一种指令分配和预处理指令译码的装置
KR102177871B1 (ko) * 2013-12-20 2020-11-12 삼성전자주식회사 멀티 쓰레딩을 지원하기 위한 연산 유닛, 이를 포함하는 프로세서 및 프로세서의 동작 방법
RU2016134918A (ru) * 2014-03-27 2018-03-01 Интел Корпорейшн Логика обработки и способ диспетчеризации команд от многочисленных нитей
US11068274B2 (en) * 2017-12-15 2021-07-20 International Business Machines Corporation Prioritized instructions in an instruction completion table of a simultaneous multithreading processor
CN109491798A (zh) * 2018-11-27 2019-03-19 郑州云海信息技术有限公司 一种资源分配的方法及装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5404469A (en) * 1992-02-25 1995-04-04 Industrial Technology Research Institute Multi-threaded microprocessor architecture utilizing static interleaving
WO1994027216A1 (en) * 1993-05-14 1994-11-24 Massachusetts Institute Of Technology Multiprocessor coupling system with integrated compile and run time scheduling for parallelism
JPH09265397A (ja) * 1996-03-29 1997-10-07 Hitachi Ltd Ｖｌｉｗ命令用プロセッサ
JP3745450B2 (ja) * 1996-05-13 2006-02-15 株式会社ルネサステクノロジ 並列処理プロセッサ
EP1291765B1 (de) 1996-08-27 2009-12-30 Panasonic Corporation Vielfadenprozessor zur Verarbeitung von mehreren Befehlsströmen unabhängig von einander durch eine flexible Durchsatzsteuerung in jedem Befehlsstrom
US5890009A (en) * 1996-12-12 1999-03-30 International Business Machines Corporation VLIW architecture and method for expanding a parcel
US6170051B1 (en) * 1997-08-01 2001-01-02 Micron Technology, Inc. Apparatus and method for program level parallelism in a VLIW processor
KR100280460B1 (ko) * 1998-04-08 2001-02-01 김영환 데이터 처리 장치 및 이의 복수의 스레드 처리 방법
US6317820B1 (en) * 1998-06-05 2001-11-13 Texas Instruments Incorporated Dual-mode VLIW architecture providing a software-controlled varying mix of instruction-level and task-level parallelism

Also Published As

Publication number Publication date
JP2001306323A (ja) 2001-11-02
US7007153B1 (en) 2006-02-28
CA2337172A1 (en) 2001-09-30
DE60115982T2 (de) 2006-09-14
EP1148414A3 (de) 2003-05-14
JP3832623B2 (ja) 2006-10-11
CA2337172C (en) 2006-12-19
EP1148414B1 (de) 2005-12-21
KR20010095069A (ko) 2001-11-03
EP1148414A2 (de) 2001-10-24
TW514827B (en) 2002-12-21

Similar Documents

Publication Publication Date Title
DE60115982D1 (de) Verfahren und Anordnung zur Zuteilung von Funktionseinheiten in einem multithreaded VLIW Prozessor
DE60131214D1 (de) Verfahren und Anordnung zur Freilassung von Funktionseinheiten in einem multithreaded VLIW-Prozessor
DE60109748D1 (de) Verfahren und gerät zur ausführungsunterbrechung in einem prozessor
DE60032481D1 (de) Verfahren und vorrichtung zur threadumschaltung in einem multithreadprozessor
DE60103592D1 (de) Verfahren und Vorrichtung zur Verringerung von Rauschen in einem Schaltregler
DE60222402D1 (de) Verfahren und system zur spekulativen ungültigkeitserklärung von zeilen in einem cachespeicher
DE60022304D1 (de) Verfahren und Anordnung zur Ortung von Sprechern
DE60306971D1 (de) System und Verfahren zur Lokalisierung von Geräten in einem Netzwerk
DE69833935D1 (de) Verfahren und system zur bestimmung und gebrauch von mehreren objektzuständen in einem computer-telefon integrierten system
DE59915090D1 (de) Verfahren und anordnung zur ermittlung von zustandsgrössen
DE69915926D1 (de) Verfahren und Echographiegerät zur Erfassung von Elastizitätsveränderungen
DE60101390D1 (de) Verfahren und Vorrichtung zur Trennung von Kohlenwasserstoffen
DE60132585D1 (de) Vorrichtung und verfahren zum ausgeben der gruppierung von befehlen in einem vliw-prozessor
DE50115480D1 (de) Verfahren und Anordnung zur Zuordnung von Ressourcen in einem Kommunikationssystem
DE60309299D1 (de) System und Verfahren zur Ablaufverfolgung von Banknoten
DE60135500D1 (de) Ringspaltreaktor und verfahren durchgeführt in einem ringspaltreaktor
DE60324983D1 (de) Vorrichtung und Verfahren zur Erweiterung von Adressen in einem Mikroprozessor
DE50207337D1 (de) Anordnung und verfahren zur ermittlung von kenngrössen
DE60042773D1 (de) System und Verfahren zum Identifizieren und Gruppieren von Aufgaben in einer multitasking Umgebung
DE50203510D1 (de) Verfahren zur erkennung und identifizierung von objekten
DE59905213D1 (de) Verfahren und vorrichtung zur beurteilung von fehlern in textilen flächengebilden
DE60002618D1 (de) Verfahren und Analysewerkzeug zur Fehlerortung in einem Rechner
DE50115254D1 (de) Verfahren zum erkennen und/oder begrenzen von kurzndler
DE60137188D1 (de) Verfahren zur Ausführung von bedingten Verzweigungsbefehlen in einem Datenprozessor und entsprechender Datenprozessor
DE69616671D1 (de) Verfahren und Anordnung zur Ausführung von Rechnerbefehlen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition