DE60045055D1 - Dekrompressionsgerat/ PRPG Zur Erzeugung Von Pseudo-Zufalligen Und Deterministischen Prufmustern - Google Patents
Dekrompressionsgerat/ PRPG Zur Erzeugung Von Pseudo-Zufalligen Und Deterministischen PrufmusternInfo
- Publication number
- DE60045055D1 DE60045055D1 DE60045055T DE60045055T DE60045055D1 DE 60045055 D1 DE60045055 D1 DE 60045055D1 DE 60045055 T DE60045055 T DE 60045055T DE 60045055 T DE60045055 T DE 60045055T DE 60045055 D1 DE60045055 D1 DE 60045055D1
- Authority
- DE
- Germany
- Prior art keywords
- test patterns
- random
- test
- prpg
- deterministic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/31813—Test pattern generators
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318335—Test pattern compression or decompression
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318385—Random or pseudo-random test pattern
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Stereo-Broadcasting Methods (AREA)
- Monitoring And Testing Of Transmission In General (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16713799P | 1999-11-23 | 1999-11-23 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE60045055D1 true DE60045055D1 (de) | 2010-11-11 |
Family
ID=39682590
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60045055T Expired - Lifetime DE60045055D1 (de) | 1999-11-23 | 2000-11-16 | Dekrompressionsgerat/ PRPG Zur Erzeugung Von Pseudo-Zufalligen Und Deterministischen Prufmustern |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP1975634B1 (de) |
AT (1) | ATE483168T1 (de) |
DE (1) | DE60045055D1 (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6684358B1 (en) | 1999-11-23 | 2004-01-27 | Janusz Rajski | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
WO2015119541A1 (en) * | 2014-02-05 | 2015-08-13 | Telefonaktiebolaget L M Ericsson (Publ) | Configurable built-in self-tests of digital logic circuits |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5694402A (en) * | 1996-10-22 | 1997-12-02 | Texas Instruments Incorporated | System and method for structurally testing integrated circuit devices |
US5894402A (en) | 1997-11-25 | 1999-04-13 | Pacesetter, Inc. | Electrolytic capacitor and heat sink assembly |
-
2000
- 2000-11-16 AT AT08104507T patent/ATE483168T1/de not_active IP Right Cessation
- 2000-11-16 DE DE60045055T patent/DE60045055D1/de not_active Expired - Lifetime
- 2000-11-16 EP EP08104507A patent/EP1975634B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP1975634B1 (de) | 2010-09-29 |
EP1975634A3 (de) | 2008-10-15 |
EP1975634A2 (de) | 2008-10-01 |
ATE483168T1 (de) | 2010-10-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE399330T1 (de) | Dekrompressionsgerät/ prpg zur erzeugung von pseudo-zufälligen und deterministischen prüfmustern | |
DE60043119D1 (de) | Ständige anwendung und dekompression von prüfmustern zu einer zu testenden integrierten schaltung | |
TW358997B (en) | Method and apparatus for performing operative testing on an IC | |
WO2005010932A3 (en) | Mask network design for scan-based integrated circuits | |
EP1360513A4 (de) | Mehrfacherfassungs-dft-system zum detektieren oder auffinden von überschreitenden taktbereichsfehlern während der selbstprüfung oder scan-prüfung | |
WO2001039254A3 (en) | Continuous application and decompression of test patterns to a circuit-under-test | |
DE69804114D1 (de) | System zum testen integrierter schaltungen mit einem einzigen speicher für parallel- und abtast-prüfungsmodus | |
DE60215933D1 (de) | Verfahren und vorrichtung für fehlertolerante und flexible test-vektoren-erzeugung | |
SG47061A1 (en) | Apparatus and method for testing integrated circuits | |
DE68927147D1 (de) | Prüfgerät und -verfahren zur Prüfung eines elektronischen Geräts und Halbleitergerät mit diesem Prüfgerät | |
WO2001022387A3 (de) | Prüfsystem und verfahren zum prüfen eines gegenstandes | |
DE69230478T2 (de) | Prüfmustererzeugungseinrichtung für sequentielle Logikschaltung einer integrierten Schaltung und Verfahren dazu | |
GB2382663A (en) | System and method for testing integrated circuit devices | |
MY131035A (en) | Method and apparatus for calibration and validation of high performance dut power supplies | |
DE60045055D1 (de) | Dekrompressionsgerat/ PRPG Zur Erzeugung Von Pseudo-Zufalligen Und Deterministischen Prufmustern | |
WO2001073457A3 (en) | Controllable and testable oscillator apparatus for an integrated circuit | |
ATE132308T1 (de) | Verfahren und vorrichtung zur vorbeugung des externen nachweises der signalinformationen | |
DE19782244T1 (de) | IC-Testverfahren und unter Anwendung dieses IC-Testverfahrens arbeitendes IC-Testgerät | |
DE60013879D1 (de) | Anfangsstufe eines mehrstufigen algorithmischen mustergenerator zur prüfung von ic-bausteinen | |
DE69027545D1 (de) | Vorrichtung und Verfahren zum Frequenzwechsel | |
EP1239293A3 (de) | Anordnung und Verfahren zum Testen von integrierten Schaltkreisen | |
EP0340694A3 (de) | Prüfmustergenerator | |
DE60318820D1 (de) | Integerierte schaltung mit prüfschaltung | |
DE60312578D1 (de) | Gleichzeitige und schnelle Berechnung von Bode-Diagrammen im offenen und geschlossenen Regelkreis mit Hilfe einer binären Pseudozufallssequenz | |
闵应骅 et al. | A Built-in Test Pattern Generator |