DE60044909D1 - Interprozesskommunikation in einem verteilten verarbeitungssystem - Google Patents

Interprozesskommunikation in einem verteilten verarbeitungssystem

Info

Publication number
DE60044909D1
DE60044909D1 DE60044909T DE60044909T DE60044909D1 DE 60044909 D1 DE60044909 D1 DE 60044909D1 DE 60044909 T DE60044909 T DE 60044909T DE 60044909 T DE60044909 T DE 60044909T DE 60044909 D1 DE60044909 D1 DE 60044909D1
Authority
DE
Germany
Prior art keywords
processing system
distributed processing
processes
cpus
operating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60044909T
Other languages
English (en)
Inventor
Petter Johnsen
Per Olav Kroka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=19904021&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=DE60044909(D1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Application granted granted Critical
Publication of DE60044909D1 publication Critical patent/DE60044909D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogram communication

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
  • Computer And Data Communications (AREA)
DE60044909T 1999-11-25 2000-11-24 Interprozesskommunikation in einem verteilten verarbeitungssystem Expired - Lifetime DE60044909D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
NO19995774A NO311656B1 (no) 1999-11-25 1999-11-25 Kommunikasjon mellom prosesser som kjörer på forskjellige prosessorer ved bruk av s¶rskilte kommunikasjonsprosesser
PCT/NO2000/000397 WO2001038998A1 (en) 1999-11-25 2000-11-24 Inter process communication in a distributed processing system

Publications (1)

Publication Number Publication Date
DE60044909D1 true DE60044909D1 (de) 2010-10-14

Family

ID=19904021

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60044909T Expired - Lifetime DE60044909D1 (de) 1999-11-25 2000-11-24 Interprozesskommunikation in einem verteilten verarbeitungssystem

Country Status (10)

Country Link
US (1) US7426531B1 (de)
EP (1) EP1242900B1 (de)
JP (1) JP4689917B2 (de)
CN (1) CN1264102C (de)
AT (1) ATE479950T1 (de)
AU (1) AU1742201A (de)
DE (1) DE60044909D1 (de)
MY (1) MY126754A (de)
NO (1) NO311656B1 (de)
WO (1) WO2001038998A1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005165813A (ja) * 2003-12-04 2005-06-23 Matsushita Electric Ind Co Ltd 分散計算機システム管理方法
CN102375763B (zh) * 2010-08-20 2013-06-19 中国移动通信集团公司 一种用于实现进程间通信的系统和方法
US10536508B2 (en) 2011-06-30 2020-01-14 Telefonaktiebolaget Lm Ericsson (Publ) Flexible data communication

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4530051A (en) * 1982-09-10 1985-07-16 At&T Bell Laboratories Program process execution in a distributed multiprocessor system
US5062040A (en) * 1986-12-22 1991-10-29 At&T Bell Laboratories Handling of notification of asynchronous events by user and stub processes of a distributed process executing on a plurality of processors of a multi-processor system
EP0592080A2 (de) * 1992-09-24 1994-04-13 International Business Machines Corporation Verfahren und Gerät für Kommunikation zwischen Prozessen in einem Multirechnersystem
US6226690B1 (en) * 1993-06-14 2001-05-01 International Business Machines Corporation Method and apparatus for utilizing proxy objects to communicate with target objects
JPH07134657A (ja) * 1993-11-09 1995-05-23 Advantest Corp プロセス間通信方式
US5606666A (en) * 1994-07-19 1997-02-25 International Business Machines Corporation Method and apparatus for distributing control messages between interconnected processing elements by mapping control messages of a shared memory addressable by the receiving processing element
JPH08161186A (ja) * 1994-12-09 1996-06-21 Nec Corp タスク間通信方式
JPH08212180A (ja) * 1995-02-08 1996-08-20 Oki Electric Ind Co Ltd プロセス間通信処理装置
JPH103392A (ja) * 1996-06-14 1998-01-06 Fujitsu Ltd マルチプロセス実行システム
JP3293761B2 (ja) * 1997-08-21 2002-06-17 三菱電機株式会社 パケットルーチング方法

Also Published As

Publication number Publication date
CN1399741A (zh) 2003-02-26
NO311656B1 (no) 2001-12-27
NO995774D0 (no) 1999-11-25
EP1242900B1 (de) 2010-09-01
JP2003515814A (ja) 2003-05-07
NO995774L (no) 2001-05-28
MY126754A (en) 2006-10-31
EP1242900A1 (de) 2002-09-25
CN1264102C (zh) 2006-07-12
JP4689917B2 (ja) 2011-06-01
WO2001038998A1 (en) 2001-05-31
AU1742201A (en) 2001-06-04
US7426531B1 (en) 2008-09-16
ATE479950T1 (de) 2010-09-15

Similar Documents

Publication Publication Date Title
US7979674B2 (en) Re-executing launcher program upon termination of launched programs in MIMD mode booted SIMD partitions
AU1397600A (en) Interrupt architecture for a non-uniform memory access (numa) data processing system
TW200619972A (en) High performance computing system and method
US7409478B2 (en) Peripheral hardware devices providing multiple interfaces and related systems and methods
US20120005392A1 (en) Information processing system
EP0917057A3 (de) Architektur eines Multiprozessorrechners mit mehreren Betriebssystemsinstanzen und softwaregesteuerter Betriebsmittelzuteilung
ATE124553T1 (de) Modulares ein-/ausgabesystem für superrechner.
AU2003222411A1 (en) Access to a wide memory
US6470408B1 (en) Apparatus and method for delivering interrupts via an APIC bus to IA-32 processors
US20090024830A1 (en) Executing Multiple Instructions Multiple Data ('MIMD') Programs on a Single Instruction Multiple Data ('SIMD') Machine
ES2140241T3 (es) Procedimiento para la sincronizacion de programas en diferentes ordenadores de un sistema integrado.
US7831803B2 (en) Executing multiple instructions multiple date (‘MIMD’) programs on a single instruction multiple data (‘SIMD’) machine
PT1305708E (pt) Mecanismo de numeracao de sequencia para assegurar a integridade da ordem de execucao de aplicacoes de placas inteligentes interdependentes
DE60044909D1 (de) Interprozesskommunikation in einem verteilten verarbeitungssystem
Gerofi et al. Operating systems for supercomputers and high performance computing
HK1045201A1 (en) Power management method for a computer system having a hub interface architecture
CN100361104C (zh) 中断共享机制下的自定中断信号响应处理方法及系统
TW200508889A (en) Trusted input for mobile platform transactions
CN201796311U (zh) 计算机主机板
EP0350911A3 (de) Eng gekoppelter Multiprozessorstruktur für Echtzeitanwendung
ATE332531T1 (de) Geteilter rechner
JPH01263858A (ja) マルチプロセッサシステム
George et al. A Cluster Testbed for SCI-based Parallel Processing
Vojvodić et al. Distributed intelligence and bus hierarchy system implementation for a highly intelligent workstation
Margulis Build a Multibus II single-board computer.