DE60037415D1 - Schnittstellenverriegelung für Datenpegelübertragung - Google Patents

Schnittstellenverriegelung für Datenpegelübertragung

Info

Publication number
DE60037415D1
DE60037415D1 DE60037415T DE60037415T DE60037415D1 DE 60037415 D1 DE60037415 D1 DE 60037415D1 DE 60037415 T DE60037415 T DE 60037415T DE 60037415 T DE60037415 T DE 60037415T DE 60037415 D1 DE60037415 D1 DE 60037415D1
Authority
DE
Germany
Prior art keywords
data level
level transmission
interface interlock
interlock
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE60037415T
Other languages
English (en)
Other versions
DE60037415T2 (de
Inventor
Francesco Adduci
Claudio Bona
Andrea Fassina
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
STMicroelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SRL filed Critical STMicroelectronics SRL
Publication of DE60037415D1 publication Critical patent/DE60037415D1/de
Application granted granted Critical
Publication of DE60037415T2 publication Critical patent/DE60037415T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/10—Modifications for increasing the maximum permissible switched voltage
    • H03K17/102—Modifications for increasing the maximum permissible switched voltage in field-effect transistor switches
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/007—Fail-safe circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H03K3/356165—Bistable circuits using complementary field-effect transistors using additional transistors in the feedback circuit

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
DE60037415T 2000-08-31 2000-08-31 Schnittstellenverriegelung für Datenpegelübertragung Expired - Fee Related DE60037415T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP00830595A EP1184983B1 (de) 2000-08-31 2000-08-31 Schnittstellenverriegelung für Datenpegelübertragung

Publications (2)

Publication Number Publication Date
DE60037415D1 true DE60037415D1 (de) 2008-01-24
DE60037415T2 DE60037415T2 (de) 2008-12-04

Family

ID=8175468

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60037415T Expired - Fee Related DE60037415T2 (de) 2000-08-31 2000-08-31 Schnittstellenverriegelung für Datenpegelübertragung

Country Status (3)

Country Link
US (1) US6522168B2 (de)
EP (1) EP1184983B1 (de)
DE (1) DE60037415T2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6906552B2 (en) * 2001-12-03 2005-06-14 Broadcom Corporation System and method utilizing a one-stage level shift circuit
DE10320795A1 (de) * 2003-04-30 2004-12-09 Infineon Technologies Ag Pegelumsetz-Einrichtung
US7679419B2 (en) * 2007-10-26 2010-03-16 Advanced Micro Devices, Inc. Level shifter device with write assistance and method thereof
US7782116B2 (en) * 2008-09-05 2010-08-24 Fairchild Semiconductor Corporation Power supply insensitive voltage level translator

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5422523A (en) * 1992-11-09 1995-06-06 Intel Corporation Apparatus for translating logic signal levels from 3.3 volts to 5 volts
US5493245A (en) * 1995-01-04 1996-02-20 United Microelectronics Corp. Low power high speed level shift circuit
US6040708A (en) * 1997-01-02 2000-03-21 Texas Instruments Incorporated Output buffer having quasi-failsafe operation
US5995010A (en) * 1997-01-02 1999-11-30 Texas Instruments Incorporated Output buffer providing testability

Also Published As

Publication number Publication date
US20020033712A1 (en) 2002-03-21
DE60037415T2 (de) 2008-12-04
US6522168B2 (en) 2003-02-18
EP1184983B1 (de) 2007-12-12
EP1184983A1 (de) 2002-03-06

Similar Documents

Publication Publication Date Title
DE60222581D1 (de) Datenübertragung
DE60124923D1 (de) Flexible automatische wiederholungsaufforderung für paketdatenübertragung
DE10190489D2 (de) Getriebe
DE69927339D1 (de) Datenübertragungverfahren
DE60115333D1 (de) Informationsübertragungsvorrichtung
DE60115529D1 (de) Datenübertragungsverfahren
DE60136023D1 (de) Datenstrukturen für Flächenelemente
DE60125486D1 (de) Übertragungsgerät
DE69935303D1 (de) Vollduplexübertragung
DE60113474D1 (de) Informationsübertragungsvorrichtung
DE10191213D2 (de) Getriebe
DE50203038D1 (de) Sendeanordnung für zeitkontinuierliche datenübertragung
DE60123326T8 (de) Datenübertragung über mehrere Leitungen
DE60108929D1 (de) System zur Datenübermittlung
DE60123935D1 (de) Synchronisierte datenübermittlung
DE60211052D1 (de) Abschulussvorrichtung für Ausgewuchtete Übertragung
DE60137754D1 (de) Datenübermittlung durch baken
DE60102646D1 (de) Übertragungsgerät
DE60037415D1 (de) Schnittstellenverriegelung für Datenpegelübertragung
DE60116221D1 (de) Übertragungsgerät
DE60123175D1 (de) QAM-Übertragung
EP1193903A4 (de) Datenübertragunssystem
DE60203444D1 (de) Urträger für magnetische Übertragung
DE50110785D1 (de) Übergang für orthogonal orientierte Hohlleiter
DE50207434D1 (de) Datenübertragungssystem

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee