DE60036960D1 - Unterscheidung von feinkorntranslation - Google Patents

Unterscheidung von feinkorntranslation

Info

Publication number
DE60036960D1
DE60036960D1 DE60036960T DE60036960T DE60036960D1 DE 60036960 D1 DE60036960 D1 DE 60036960D1 DE 60036960 T DE60036960 T DE 60036960T DE 60036960 T DE60036960 T DE 60036960T DE 60036960 D1 DE60036960 D1 DE 60036960D1
Authority
DE
Germany
Prior art keywords
instructions
translated
target
host
corr
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60036960T
Other languages
English (en)
Other versions
DE60036960T2 (de
Inventor
John Banning
H Peter Anvin
Benjamin Gribstad
David Keppel
Alex Klaiber
Paul Serris
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intellectual Ventures Holding 81 LLC
Original Assignee
Transmeta Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Transmeta Inc filed Critical Transmeta Inc
Publication of DE60036960D1 publication Critical patent/DE60036960D1/de
Application granted granted Critical
Publication of DE60036960T2 publication Critical patent/DE60036960T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3812—Instruction prefetching with instruction modification, e.g. store into instruction stream
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3808—Instruction prefetching for instruction reuse, e.g. trace cache, branch target cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45504—Abstract machines for programme code execution, e.g. Java virtual machine [JVM], interpreters, emulators

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Executing Machine-Instructions (AREA)
  • Medicines Containing Plant Substances (AREA)
  • Liquid Crystal Substances (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
DE60036960T 1999-10-13 2000-09-06 Unterscheidung von feinkorntranslation Expired - Lifetime DE60036960T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US417356 1989-10-05
US09/417,356 US6363336B1 (en) 1999-10-13 1999-10-13 Fine grain translation discrimination
PCT/US2000/024651 WO2001027743A1 (en) 1999-10-13 2000-09-06 Fine grain translation discrimination

Publications (2)

Publication Number Publication Date
DE60036960D1 true DE60036960D1 (de) 2007-12-13
DE60036960T2 DE60036960T2 (de) 2008-08-14

Family

ID=23653666

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60036960T Expired - Lifetime DE60036960T2 (de) 1999-10-13 2000-09-06 Unterscheidung von feinkorntranslation

Country Status (9)

Country Link
US (1) US6363336B1 (de)
EP (1) EP1240582B1 (de)
JP (2) JP4275884B2 (de)
KR (1) KR100573446B1 (de)
CN (1) CN1196994C (de)
AT (1) ATE377212T1 (de)
CA (1) CA2384254C (de)
DE (1) DE60036960T2 (de)
WO (1) WO2001027743A1 (de)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8121828B2 (en) * 1999-01-28 2012-02-21 Ati Technologies Ulc Detecting conditions for transfer of execution from one computer instruction stream to another and executing transfer on satisfaction of the conditions
US7111290B1 (en) * 1999-01-28 2006-09-19 Ati International Srl Profiling program execution to identify frequently-executed portions and to assist binary translation
US6954923B1 (en) 1999-01-28 2005-10-11 Ati International Srl Recording classification of instructions executed by a computer
US8074055B1 (en) 1999-01-28 2011-12-06 Ati Technologies Ulc Altering data storage conventions of a processor when execution flows from first architecture code to second architecture code
US8127121B2 (en) * 1999-01-28 2012-02-28 Ati Technologies Ulc Apparatus for executing programs for a first computer architechture on a computer of a second architechture
US6826748B1 (en) 1999-01-28 2004-11-30 Ati International Srl Profiling program execution into registers of a computer
US7941647B2 (en) 1999-01-28 2011-05-10 Ati Technologies Ulc Computer for executing two instruction sets and adds a macroinstruction end marker for performing iterations after loop termination
US6779107B1 (en) 1999-05-28 2004-08-17 Ati International Srl Computer execution by opportunistic adaptation
US7761857B1 (en) * 1999-10-13 2010-07-20 Robert Bedichek Method for switching between interpretation and dynamic translation in a processor system based upon code sequence execution counts
US6845353B1 (en) 1999-12-23 2005-01-18 Transmeta Corporation Interpage prologue to protect virtual address mappings
US7680999B1 (en) * 2000-02-08 2010-03-16 Hewlett-Packard Development Company, L.P. Privilege promotion based on check of previous privilege level
US6594821B1 (en) 2000-03-30 2003-07-15 Transmeta Corporation Translation consistency checking for modified target instructions by comparing to original copy
US6615300B1 (en) * 2000-06-19 2003-09-02 Transmeta Corporation Fast look-up of indirect branch destination in a dynamic translation system
US6826682B1 (en) 2000-06-26 2004-11-30 Transmeta Corporation Floating point exception handling in pipelined processor using special instruction to detect generated exception and execute instructions singly from known correct state
GB2393274B (en) * 2002-09-20 2006-03-15 Advanced Risc Mach Ltd Data processing system having an external instruction set and an internal instruction set
US7310723B1 (en) 2003-04-02 2007-12-18 Transmeta Corporation Methods and systems employing a flag for deferring exception handling to a commit or rollback point
US6925928B2 (en) * 2003-09-18 2005-08-09 Anthony Fox Trash compactor for fast food restaurant waste
JP4520790B2 (ja) * 2004-07-30 2010-08-11 富士通株式会社 情報処理装置およびソフトウェアプリフェッチ制御方法
US8413162B1 (en) 2005-06-28 2013-04-02 Guillermo J. Rozas Multi-threading based on rollback
US7774583B1 (en) 2006-09-29 2010-08-10 Parag Gupta Processing bypass register file system and method
US7478226B1 (en) 2006-09-29 2009-01-13 Transmeta Corporation Processing bypass directory tracking system and method
US8006055B2 (en) 2008-03-04 2011-08-23 Microsoft Corporation Fine granularity hierarchiacal memory protection
JP5246014B2 (ja) * 2009-04-22 2013-07-24 富士通株式会社 仮想化プログラム、仮想化処理方法及び装置
US9116729B2 (en) 2012-12-27 2015-08-25 Intel Corporation Handling of binary translated self modifying code and cross modifying code
US9081707B2 (en) * 2012-12-29 2015-07-14 Intel Corporation Apparatus and method for tracking TLB flushes on a per thread basis
US9411600B2 (en) * 2013-12-08 2016-08-09 Intel Corporation Instructions and logic to provide memory access key protection functionality

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4589092A (en) * 1983-12-12 1986-05-13 International Business Machines Corporation Data buffer having separate lock bit storage array
US4638462A (en) * 1985-01-31 1987-01-20 International Business Machines Corporation Self-timed precharge circuit
US4794522A (en) * 1985-09-30 1988-12-27 International Business Machines Corporation Method for detecting modified object code in an emulator
EP0425771A3 (en) * 1989-11-03 1992-09-02 International Business Machines Corporation An efficient mechanism for providing fine grain storage protection intervals
CA2078310A1 (en) * 1991-09-20 1993-03-21 Mark A. Kaufman Digital processor with distributed memory system
US5437017A (en) * 1992-10-09 1995-07-25 International Business Machines Corporation Method and system for maintaining translation lookaside buffer coherency in a multiprocessor data processing system
US5548746A (en) * 1993-11-12 1996-08-20 International Business Machines Corporation Non-contiguous mapping of I/O addresses to use page protection of a process
US5781750A (en) * 1994-01-11 1998-07-14 Exponential Technology, Inc. Dual-instruction-set architecture CPU with hidden software emulation mode
US5560013A (en) * 1994-12-06 1996-09-24 International Business Machines Corporation Method of using a target processor to execute programs of a source architecture that uses multiple address spaces
US5577231A (en) * 1994-12-06 1996-11-19 International Business Machines Corporation Storage access authorization controls in a computer system using dynamic translation of large addresses
US5832205A (en) * 1996-08-20 1998-11-03 Transmeta Corporation Memory controller for a microprocessor for detecting a failure of speculation on the physical nature of a component being addressed
US6199152B1 (en) * 1996-08-22 2001-03-06 Transmeta Corporation Translated memory protection apparatus for an advanced microprocessor
US6009516A (en) * 1996-10-21 1999-12-28 Texas Instruments Incorporated Pipelined microprocessor with efficient self-modifying code detection and handling
US6243668B1 (en) * 1998-08-07 2001-06-05 Hewlett-Packard Company Instruction set interpreter which uses a register stack to efficiently map an application register state

Also Published As

Publication number Publication date
WO2001027743A1 (en) 2001-04-19
JP4417346B2 (ja) 2010-02-17
JP2006244516A (ja) 2006-09-14
CA2384254C (en) 2004-11-02
ATE377212T1 (de) 2007-11-15
EP1240582A1 (de) 2002-09-18
EP1240582A4 (de) 2005-08-31
CN1399735A (zh) 2003-02-26
JP4275884B2 (ja) 2009-06-10
CA2384254A1 (en) 2001-04-19
KR20020039685A (ko) 2002-05-27
DE60036960T2 (de) 2008-08-14
US6363336B1 (en) 2002-03-26
JP2003511788A (ja) 2003-03-25
CN1196994C (zh) 2005-04-13
EP1240582B1 (de) 2007-10-31
KR100573446B1 (ko) 2006-04-26

Similar Documents

Publication Publication Date Title
DE60036960D1 (de) Unterscheidung von feinkorntranslation
KR100928353B1 (ko) 가상 머신 환경에서의 주소 변환 지원 방법 및 장치
KR100558631B1 (ko) 플래쉬 메모리 시스템의 고속 웨이크-업을 위한 방법
CN100504779C (zh) 一种加速bios运行的方法
WO2002008905A3 (en) Emulating a memory management unit and translation look-aside buffer
WO2006118667A3 (en) Prefetching across a page boundary
EP3279788A1 (de) Zugriffsverfahren, -vorrichtung und -system für speichererweiterung
WO2003012647A1 (fr) Appareil a memoire flash et procede de fusion de donnees stockees dans celle-ci
ATE457495T1 (de) Träge räumung von adressenübersetzungspufferspeicher
SE0000533D0 (sv) Static cache
CN102625934A (zh) 共享虚拟存储器
BRPI0404279A (pt) Tabelas de páginas sombreadas para o controle de tradução de endereço
DK59487D0 (da) Lager for en databehandlingsenhed
EP1555604A3 (de) Verfahren für Datenmigration
KR910014814A (ko) 가상 캐쉬를 이용하는 다중 처리컴퓨터 시스템의 일치성 유지 장치
TW200713034A (en) Preventing multiple translation lookaside buffer accesses for a same page in memory
ATE491307T1 (de) Einheit und verfahren zur speicheradressenübersetzung und bildverarbeitungsvorrichtung mit einer solchen einheit
JP2004192615A (ja) ハードウェア管理仮想−物理アドレス変換機構
RU2009133295A (ru) Способ и устройство трансляции адреса
NO994536L (no) Organisering av datamaskinhukommelse
KR880011674A (ko) 캐쉬 메모리 장치
JP2009282774A (ja) エミュレーションプログラム、エミュレーション装置およびエミュレーション方法
US7017024B2 (en) Data processing system having no system memory
MY131241A (en) Virtual to physical memory address mapping within a system having a secure domain and a non-secure domain
ATE475141T1 (de) Cachespeicher und system

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: INTELLECTUAL VENTURE FUNDING LLC, CARSON CITY,, US