DE3787129D1 - Cachespeicher mit veränderlichen Abholungs- und Ersetzungsschemen. - Google Patents
Cachespeicher mit veränderlichen Abholungs- und Ersetzungsschemen.Info
- Publication number
- DE3787129D1 DE3787129D1 DE87101299T DE3787129T DE3787129D1 DE 3787129 D1 DE3787129 D1 DE 3787129D1 DE 87101299 T DE87101299 T DE 87101299T DE 3787129 T DE3787129 T DE 3787129T DE 3787129 D1 DE3787129 D1 DE 3787129D1
- Authority
- DE
- Germany
- Prior art keywords
- cache memory
- replacement schemes
- variable collection
- collection
- variable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/12—Replacement control
- G06F12/121—Replacement control using replacement algorithms
- G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
- G06F12/127—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning using additional replacement algorithms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/12—Replacement control
- G06F12/121—Replacement control using replacement algorithms
- G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/60—Details of cache memory
- G06F2212/6028—Prefetching based on hints or prefetch instructions
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US87964986A | 1986-06-27 | 1986-06-27 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3787129D1 true DE3787129D1 (de) | 1993-09-30 |
DE3787129T2 DE3787129T2 (de) | 1994-03-31 |
Family
ID=25374588
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE87101299T Expired - Fee Related DE3787129T2 (de) | 1986-06-27 | 1987-01-30 | Cachespeicher mit veränderlichen Abholungs- und Ersetzungsschemen. |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0250702B1 (de) |
JP (1) | JPH0743671B2 (de) |
CA (1) | CA1279731C (de) |
DE (1) | DE3787129T2 (de) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69224084T2 (de) * | 1991-01-15 | 1998-07-23 | Koninkl Philips Electronics Nv | Rechneranordnung mit Mehrfachpufferdatencachespeicher und Verfahren dafür |
JP2618149B2 (ja) * | 1991-04-22 | 1997-06-11 | インターナショナル・ビジネス・マシーンズ・コーポレイション | キャッシュ内のデータ記憶スペースを管理する方法及びキャッシュ内でページ置換を行う装置 |
EP0752645B1 (de) * | 1995-07-07 | 2017-11-22 | Oracle America, Inc. | Abstimmbare Softwaresteuerung von Pufferspeichern einer Harvard-Architektur mittels Vorausladebefehlen |
EP0752644A3 (de) * | 1995-07-07 | 2001-08-22 | Sun Microsystems, Inc. | Speicherverwaltungseinheit zur Vorauswahlsteuerung |
US5991854A (en) * | 1996-07-01 | 1999-11-23 | Sun Microsystems, Inc. | Circuit and method for address translation, using update and flush control circuits |
JP2004303232A (ja) * | 2003-03-20 | 2004-10-28 | Matsushita Electric Ind Co Ltd | データメモリキャッシュ装置及びデータメモリキャッシュシステム |
US7930484B2 (en) * | 2005-02-07 | 2011-04-19 | Advanced Micro Devices, Inc. | System for restricted cache access during data transfers and method thereof |
US7673105B2 (en) * | 2005-06-27 | 2010-03-02 | Ab Inition Technology LLC | Managing memory pages |
US8606998B2 (en) | 2006-08-24 | 2013-12-10 | Advanced Micro Devices, Inc. | System and method for instruction-based cache allocation policies |
EP2192493A1 (de) * | 2008-11-28 | 2010-06-02 | ST Wireless SA | Verfahren zum Rufen auf Anfrage für eine virtuelle Speicherverwaltung in einem Verarbeitungssystem und entsprechendes Verarbeitungssystem |
JP5251689B2 (ja) * | 2009-04-02 | 2013-07-31 | 富士通株式会社 | コンパイラプログラムおよびコンパイラ装置 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3898624A (en) * | 1973-06-14 | 1975-08-05 | Amdahl Corp | Data processing system with variable prefetch and replacement algorithms |
US4530055A (en) * | 1982-03-03 | 1985-07-16 | Sperry Corporation | Hierarchical memory system with variable regulation and priority of writeback from cache memory to bulk memory |
JPS58159284A (ja) * | 1982-03-17 | 1983-09-21 | Nec Corp | バツフアメモリ制御方式 |
JPS59180876A (ja) * | 1983-03-31 | 1984-10-15 | Fujitsu Ltd | メモリ・アクセス制御方式 |
JPS6180440A (ja) * | 1984-09-28 | 1986-04-24 | Fujitsu Ltd | バツフアメモリ制御方式 |
-
1986
- 1986-12-11 CA CA000525049A patent/CA1279731C/en not_active Expired - Lifetime
-
1987
- 1987-01-30 DE DE87101299T patent/DE3787129T2/de not_active Expired - Fee Related
- 1987-01-30 EP EP87101299A patent/EP0250702B1/de not_active Expired - Lifetime
- 1987-06-26 JP JP62159553A patent/JPH0743671B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0250702B1 (de) | 1993-08-25 |
CA1279731C (en) | 1991-01-29 |
DE3787129T2 (de) | 1994-03-31 |
JPH0743671B2 (ja) | 1995-05-15 |
JPS638851A (ja) | 1988-01-14 |
EP0250702A2 (de) | 1988-01-07 |
EP0250702A3 (en) | 1990-04-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3689488D1 (de) | Speicheranordnung mit vereinfachtem und schnellem Daten-Cachespeicher. | |
DE3871515D1 (de) | Verdampfer mit kondensatsammler. | |
DE3688192D1 (de) | Seitenorganisierter cachespeicher mit virtueller adressierung. | |
DE69023568D1 (de) | Cache-Speicheranordnung. | |
DE68924477T2 (de) | Gleitkommaeinheit mit gleichzeitiger Multiplikation und Addition. | |
DE3853716D1 (de) | Polycarbonsäure mit höherer Verdickungskapazität und besserer Klarheit. | |
DE3689633T2 (de) | Veränderliche kapazitätsschaltung. | |
DE68923863T2 (de) | Ein-/Ausgabecachespeicherung. | |
FI893534A (fi) | Rullrotations-offsetpress med tryckplaot foer flytande plaotombyte. | |
DE3773247D1 (de) | Speicheranordnung mit reduziertem energieverbrauch. | |
NO895057L (no) | Roerformet vaeskeoppsamlingsbeholder. | |
DE69033629T2 (de) | Mikroprozessor mit Cache-Speicher | |
DE3787129D1 (de) | Cachespeicher mit veränderlichen Abholungs- und Ersetzungsschemen. | |
FI895598A0 (fi) | Lineariska kopolymerer med alternerande segment. | |
NO893524L (no) | Piperazindioner med psykotrop virkning. | |
DE3750175T2 (de) | Mikroprozessor mit einem Cache-Speicher. | |
DE68918231T2 (de) | Aufnahmegerät mit mehreren Entwicklungseinheiten. | |
DE68914243T2 (de) | Heizstabanordnung. | |
DE68924945D1 (de) | Pufferspeicheranordnung. | |
DE3751252D1 (de) | Mikroprozessor mit selektivem Cachespeicher. | |
FI895446A0 (fi) | Substituerade oxadiaminobutaner. | |
FI892398A0 (fi) | Substituerade dibensotiofener. | |
DE3850608T2 (de) | Cache-Speicheranordnung. | |
DE3752039T2 (de) | Kompakte Doppelglühwendel mit Haltern | |
FI893144A0 (fi) | Substituerade azacyklohexylderivat. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: HEWLETT-PACKARD CO. (N.D.GES.D.STAATES DELAWARE), |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: HEWLETT-PACKARD DEVELOPMENT CO., L.P., HOUSTON, TE |
|
8339 | Ceased/non-payment of the annual fee |