DE3339946A1 - Process for metallising printed circuit board hole walls - Google Patents
Process for metallising printed circuit board hole wallsInfo
- Publication number
- DE3339946A1 DE3339946A1 DE19833339946 DE3339946A DE3339946A1 DE 3339946 A1 DE3339946 A1 DE 3339946A1 DE 19833339946 DE19833339946 DE 19833339946 DE 3339946 A DE3339946 A DE 3339946A DE 3339946 A1 DE3339946 A1 DE 3339946A1
- Authority
- DE
- Germany
- Prior art keywords
- bath
- printed circuit
- circuit board
- treatment
- hole walls
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/54—Electroplating of non-metallic surfaces
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/423—Plated through-holes or plated via connections characterised by electroplating method
- H05K3/424—Plated through-holes or plated via connections characterised by electroplating method by direct electroplating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0716—Metallic plating catalysts, e.g. for direct electroplating of through holes; Sensitising or activating metallic plating catalysts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
- H05K3/427—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in metal-clad substrates
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Electroplating Methods And Accessories (AREA)
- Electroplating And Plating Baths Therefor (AREA)
Abstract
Description
"Verfahren zum Metallisieren der Bohrungswandungen "Process for metallizing the bore walls
in Leiterplatten" Die Erfindung bezieht sich auf ein Verfahren zum Metallisieren der Bohrungswandungen in Leiterplatten, die aus einem isolierenden Werkstoff bestehen. in printed circuit boards "The invention relates to a method for Metallization of the bore walls in printed circuit boards, which consist of an insulating Material.
Bei einem hierfür bekannten Verfahren wird die Leiterplatte zunächst in einem Reinigungsbad bei hoher Temperatur für eine vorgegebene Zeitdauer behandelt und danach gründlich gespült. Danach erfolgt ein Anätzen in einem geeigneten Ätzbad.In a method known for this purpose, the circuit board is first treated in a cleaning bath at high temperature for a predetermined period of time and then rinsed thoroughly. This is followed by etching in a suitable etching bath.
Nach erneutem sorgfältigem Spülen wird die Leiterplatte in ein Aktivierungsbad getaucht, welches z.B.After careful rinsing again, the circuit board is placed in an activation bath submerged, which e.g.
unter der Bezeichnung "Catalystbad" im Handel erhältlich ist. Dieses enthält neben Zinnchlorid auch Palladium. Letzeres lagert sich an den Oberflächenstrukturen der Bohrlochwandungen an, die so zur Anlagerung von Kupfer aktiviert werden. Nach erneutem Spülen erfolgt die Behandlung in einem zweiten, anderen Aktivierungsbad, worauf wieder gespült und dann ein chemisches Verkupfern der Bohrlochwandungen in einem weiteren Bad vorgenommen wird, wobei sich eine Kupferschicht von etwa 2 - 3 zuranlagert. Danach erst erfolgt das galvanische Verkupfern der Bohrlochwandungen auf eine Stärke von etwa 25ob.is commercially available under the name "Catalystbad". This In addition to tin chloride, it also contains palladium. The latter is deposited on the surface structures of the borehole walls, which so lead to the accumulation of Copper activated will. After rinsing again, the treatment takes place in a second, different activation bath, whereupon flushed again and then a chemical copper plating of the borehole walls in another bath is made, whereby a copper layer of about 2 - 3 annexed. Only then does the galvanic copper plating of the borehole walls take place to a strength of about 25ob.
Dieses bekannte Verfahren erfordert eine Durchlaufzeit von etwa 135 min., wobei die Zeiten der Spülvorgänge nicht mitgerechnet sind.This known method requires a turnaround time of about 135 min., not counting the times of the rinsing processes.
Der Erfindung liegt die Aufgabe zugrunde, ein einfacheres und schnelleres Verfahren zu schaffen, welches mit geringerem Aufwand an Bädern und an Energie auskommt.The invention is based on the object of a simpler and faster To create a process that manages with less effort in terms of baths and energy.
Zur Lösung dieser Aufgabenstellung sieht ein erfindungsgemäßes Verfahren vor, daß eine Leiterplatte nach der an sich bekannten Behandlung in einem Reinigungsbad und nachfolgendem Spülen für eine vorbestimmte Dauer in ein Aktivierungsbad eingetaucht und danach gespült wird und daß dann in einem Cu-Bad die galvanische Beschichtung der Bohrlochwandungen erfolgt.A method according to the invention provides for solving this problem before that a circuit board after the known treatment in a cleaning bath and subsequent rinsing immersed in an activating bath for a predetermined period of time and then rinsed and then the electroplating in a Cu bath the borehole walls takes place.
Die Zeitdauer für die Durchführung dieses erfindungsgemäßen Verfahrens beträgt ohne die erforderlichen Spülzeiten etwa loo - 130 min. Die Zeitdauer hängt im wesentlichen von der Zeitdauer für die einzelnen Verfahrensschritte ab, die sich nach der Güte der Bohrlöcher richtet.The length of time for performing this inventive method without the necessary flushing times is around 100-130 minutes essentially on the length of time for the individual process steps depends on the quality of the drill holes.
Dadurch daß gegenüber dem bekannten Verfahren die chemische Vorverkupferung entfällt, die über eine längere Zeitdauer bei erhöhter Temperatur erfolgt, ist nicht nur der Energieverbrauch geringer, es werden auch die Kosten für dieses Verkupferungsbad eingespart.This means that, compared to the known process, chemical prechopping omitted, which takes place over a longer period of time at elevated temperature, is not only the energy consumption is lower; the costs for this copper plating bath are also lower saved.
Als Reinigungsbad eignet sich besonders ein stark alkalisches Bad. Es können jedoch auch auf dem Markt angebotene neutrale bis schwach sauere Bäder verwendet werden. Die Behandlung einer Leiterplatte in diesem Bad, welches auf etwa 650 - 750 C eingestellt wird, beträgt je nach der Güte der Leiterplatten bzw.A strongly alkaline bath is particularly suitable as a cleaning bath. However, neutral to weakly acidic baths offered on the market can also be used be used. Treatment of a circuit board in this bath, which is based on about 650 - 750 C is set, depending on the quality of the circuit boards or
der Bohrlöcher lo - 2c min.the drill holes lo - 2c min.
Die Behandlung in dem Aktivierungsbad beträgt nach dem erfindungsgemäßen Verfahren etwa lo - 15 min.The treatment in the activation bath is according to the invention Procedure about lo - 15 min.
bei Raumtemperatur. Die Zeitdauer hängt ebenfalls wieder von der Güte der Bohrlöcher ab. Es muß genügend Zeit verbleiben, damit sich das Palladium an den Oberflächenstrukturen anlagern und sie so aktivieren kann.at room temperature. The length of time also depends on the quality the drill holes. There must be enough time for the palladium to adhere can attach to the surface structures and thus activate them.
Der sich nach einem Spülvorgang anschließende nächste Verfahrensschritt der Galvanisation erfolgt ebenfalls bei Raumtemperatur und dauert 60 - 9o min., je nach Güte der Bohrlöcher.The next process step following a rinsing process electroplating is also carried out at room temperature and takes 60 - 90 minutes, depending on the quality of the drill holes.
Es ist zweckmäßig, beim erfindungsgemäßen Verfahren ein Galvanisierbad zu verwenden, welches gut einebnende Eigenschaften besitzt, damit die Oberflächen~ strukturen der Bohrlochwandung gut abgedeckt werden.It is expedient to use an electroplating bath in the method according to the invention to use, which has good leveling properties, so that the surfaces ~ structures of the borehole wall are well covered.
Trotz des gegenüber dem Stand der Technik etwas verlängerten Galvanisiervorganges wird insgesamt eine erhebliche Energieeinsparung erzielt.Despite the somewhat longer electroplating process compared to the prior art a considerable overall energy saving is achieved.
Außerdem kann die Gesamtdauer des Verfahrens um bis zu 3c min. gegenüber dem bekannten Verfahren verkürzt werden.In addition, the total duration of the procedure can be up to 3c min can be shortened using the known method.
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19833339946 DE3339946A1 (en) | 1983-11-04 | 1983-11-04 | Process for metallising printed circuit board hole walls |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19833339946 DE3339946A1 (en) | 1983-11-04 | 1983-11-04 | Process for metallising printed circuit board hole walls |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3339946A1 true DE3339946A1 (en) | 1985-05-23 |
DE3339946C2 DE3339946C2 (en) | 1990-12-06 |
Family
ID=6213486
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19833339946 Granted DE3339946A1 (en) | 1983-11-04 | 1983-11-04 | Process for metallising printed circuit board hole walls |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE3339946A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111601461A (en) * | 2020-06-08 | 2020-08-28 | 大连崇达电路有限公司 | Improvement method for no copper of circuit board hole |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3099608A (en) * | 1959-12-30 | 1963-07-30 | Ibm | Method of electroplating on a dielectric base |
DE3323476A1 (en) * | 1982-07-01 | 1984-01-05 | Kollmorgen Technologies Corp., 75201 Dallas, Tex. | IMPROVED METHOD FOR GALVANIC METAL DEPOSITION ON NON-METALLIC SURFACES |
-
1983
- 1983-11-04 DE DE19833339946 patent/DE3339946A1/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3099608A (en) * | 1959-12-30 | 1963-07-30 | Ibm | Method of electroplating on a dielectric base |
DE3323476A1 (en) * | 1982-07-01 | 1984-01-05 | Kollmorgen Technologies Corp., 75201 Dallas, Tex. | IMPROVED METHOD FOR GALVANIC METAL DEPOSITION ON NON-METALLIC SURFACES |
Non-Patent Citations (1)
Title |
---|
DE-Z: Metalloberfläche, 1965, H. 4, S.121 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111601461A (en) * | 2020-06-08 | 2020-08-28 | 大连崇达电路有限公司 | Improvement method for no copper of circuit board hole |
Also Published As
Publication number | Publication date |
---|---|
DE3339946C2 (en) | 1990-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69728812T2 (en) | Method for increasing the solderability of a surface | |
DE797690T1 (en) | PRODUCTION OF PRINTED CIRCUITS | |
DE2652428A1 (en) | METHOD FOR PRODUCING PRINTED CIRCUITS OR CIRCUIT BOARDS | |
DE3341431A1 (en) | METHOD FOR CLEANING HOLES IN PRINTED CIRCUIT BOARDS WITH PERMANGANIC AND BASIC SOLUTIONS | |
EP0160966B1 (en) | Process for producing a metallic pattern on an insulating substrate, and insulating substrate with a metallic pattern, particularly a printed circuit | |
DE3110415C2 (en) | Process for the manufacture of printed circuit boards | |
DE3741459C1 (en) | Process for the production of plated-through printed circuit boards | |
DE2847070C2 (en) | Process for the treatment of multilayer inner layers with additively plated conductor tracks | |
CH543218A (en) | Process for producing a printed circuit on a metal core | |
DE2362382A1 (en) | PROTECTIVE FILM FOR ACTIVATED RESIN SURFACES OF BODIES TO BE METALLIZED AND PROCESS FOR THEIR PRODUCTION | |
DE3874301T2 (en) | METHOD FOR CONTROLLING THE PLATING OF ACTIVATED SURFACES. | |
DE2831126C2 (en) | Process for the pretreatment of an epoxy resin substrate for electroless copper plating | |
DE69316750T2 (en) | METHOD FOR PRODUCING A CIRCUIT BOARD. | |
DE3339946A1 (en) | Process for metallising printed circuit board hole walls | |
DE69730288T2 (en) | Device for the production of printed circuit boards with galvanized resistors | |
DE1446214B2 (en) | Process for chemical metal deposition on dielectric objects | |
AT397330B (en) | METHOD FOR REMOVING RESIN POLLUTION IN DRILL HOLES FROM CIRCUIT BOARDS | |
DE3437084A1 (en) | METHOD FOR ETCHING AND REMOVING PLASTIC LAYERS IN BORES OF BASE MATERIAL FOR CIRCUIT BOARDS | |
DE3322156C2 (en) | Acid chemical tinning bath | |
DE69012454T2 (en) | Abbreviated cycle method of manufacturing printed circuit boards and composition for use. | |
EP0530564A1 (en) | Method for producing circuit boards | |
DE3731167A1 (en) | METHOD FOR ADHESIVE METALIZATION OF EMAILS | |
DE4113262C2 (en) | ||
DE1640579A1 (en) | Process for the production of flat electrical lines | |
DE2109576C3 (en) | Process for the production of printed circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OM8 | Search report available as to paragraph 43 lit. 1 sentence 1 patent law | ||
OP8 | Request for examination as to paragraph 44 patent law | ||
D2 | Grant after examination | ||
8363 | Opposition against the patent | ||
8331 | Complete revocation |