DE3009530A1 - Datenverarbeitungssystem - Google Patents
DatenverarbeitungssystemInfo
- Publication number
- DE3009530A1 DE3009530A1 DE19803009530 DE3009530A DE3009530A1 DE 3009530 A1 DE3009530 A1 DE 3009530A1 DE 19803009530 DE19803009530 DE 19803009530 DE 3009530 A DE3009530 A DE 3009530A DE 3009530 A1 DE3009530 A1 DE 3009530A1
- Authority
- DE
- Germany
- Prior art keywords
- command
- data
- line
- information
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
- G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US1935079A | 1979-03-12 | 1979-03-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3009530A1 true DE3009530A1 (de) | 1980-09-25 |
DE3009530C2 DE3009530C2 (fr) | 1990-06-13 |
Family
ID=21792732
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19803009530 Granted DE3009530A1 (de) | 1979-03-12 | 1980-03-12 | Datenverarbeitungssystem |
Country Status (5)
Country | Link |
---|---|
JP (1) | JPS55134470A (fr) |
CA (1) | CA1143854A (fr) |
DE (1) | DE3009530A1 (fr) |
FR (1) | FR2451600B1 (fr) |
GB (1) | GB2044499B (fr) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4381542A (en) * | 1980-10-20 | 1983-04-26 | Digital Equipment Corporation | System for interrupt arbitration |
DE3126384C2 (de) * | 1981-07-03 | 1983-04-21 | Siemens AG, 1000 Berlin und 8000 München | Prioritätsauswahleinrichtung |
US4719567A (en) * | 1982-04-29 | 1988-01-12 | Motorola, Inc. | Method and apparatus for limiting bus utilization |
AU564271B2 (en) * | 1983-09-22 | 1987-08-06 | Digital Equipment Corporation | Retry mechanism for releasing control of a communications path in a digital computer system |
US4949239A (en) * | 1987-05-01 | 1990-08-14 | Digital Equipment Corporation | System for implementing multiple lock indicators on synchronous pended bus in multiprocessor computer system |
US4858116A (en) * | 1987-05-01 | 1989-08-15 | Digital Equipment Corporation | Method and apparatus for managing multiple lock indicators in a multiprocessor computer system |
US5341510A (en) * | 1987-05-01 | 1994-08-23 | Digital Equipment Corporation | Commander node method and apparatus for assuring adequate access to system resources in a multiprocessor |
US4941083A (en) * | 1987-05-01 | 1990-07-10 | Digital Equipment Corporation | Method and apparatus for initiating interlock read transactions on a multiprocessor computer system |
EP0397778B1 (fr) * | 1988-01-27 | 1995-12-13 | Storage Technology Corporation | Procede et appareil a mode de mise en route sans retard |
US5167022A (en) * | 1988-10-25 | 1992-11-24 | Hewlett-Packard Company | Multiprocessor bus locking system with a winning processor broadcasting an ownership signal causing all processors to halt their requests |
JPH02306355A (ja) * | 1988-10-25 | 1990-12-19 | Apollo Computer Inc | バスロックシステム |
US5175829A (en) * | 1988-10-25 | 1992-12-29 | Hewlett-Packard Company | Method and apparatus for bus lock during atomic computer operations |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3710324A (en) * | 1970-04-01 | 1973-01-09 | Digital Equipment Corp | Data processing system |
US3999163A (en) * | 1974-01-10 | 1976-12-21 | Digital Equipment Corporation | Secondary storage facility for data processing systems |
US4000485A (en) * | 1975-06-30 | 1976-12-28 | Honeywell Information Systems, Inc. | Data processing system providing locked operation of shared resources |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3815099A (en) * | 1970-04-01 | 1974-06-04 | Digital Equipment Corp | Data processing system |
NL7300218A (fr) * | 1973-01-08 | 1974-07-10 |
-
1980
- 1980-03-12 GB GB8008340A patent/GB2044499B/en not_active Expired
- 1980-03-12 JP JP3149180A patent/JPS55134470A/ja active Granted
- 1980-03-12 FR FR8005574A patent/FR2451600B1/fr not_active Expired
- 1980-03-12 DE DE19803009530 patent/DE3009530A1/de active Granted
- 1980-03-12 CA CA000347509A patent/CA1143854A/fr not_active Expired
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3710324A (en) * | 1970-04-01 | 1973-01-09 | Digital Equipment Corp | Data processing system |
US3999163A (en) * | 1974-01-10 | 1976-12-21 | Digital Equipment Corporation | Secondary storage facility for data processing systems |
US4000485A (en) * | 1975-06-30 | 1976-12-28 | Honeywell Information Systems, Inc. | Data processing system providing locked operation of shared resources |
Also Published As
Publication number | Publication date |
---|---|
FR2451600A1 (fr) | 1980-10-10 |
GB2044499B (en) | 1983-11-16 |
CA1143854A (fr) | 1983-03-29 |
DE3009530C2 (fr) | 1990-06-13 |
GB2044499A (en) | 1980-10-15 |
FR2451600B1 (fr) | 1987-03-20 |
JPS6119062B2 (fr) | 1986-05-15 |
JPS55134470A (en) | 1980-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE2854485C2 (de) | Datenverarbeitungsanlage | |
DE3114961C2 (fr) | ||
DE2856483C2 (fr) | ||
DE3146356C2 (de) | Vorrichtung zur Steuerung der Übertragung von Gerätesteuerinformation in einem Datenendgerät | |
DE69725687T2 (de) | Transaktionsübertragung zwischen Datenbussen in einem Rechnersystem | |
DE2755897C2 (fr) | ||
DE3204905C2 (fr) | ||
DE2523372C3 (de) | Eingabe-/Ausgabe-Anschlußsteuereinrichtung | |
EP0010198B1 (fr) | Dispositif de commande d'échange des pages dans une système de traitement de données avec une mémoire virtuelle | |
EP0006164B1 (fr) | Système multiprocesseur avec mémoires utilisables en commun | |
DE3152435C2 (fr) | ||
DE3114934A1 (de) | Zentrales subsystem fuer eine datenverarbeitungsanlage | |
DE2854397A1 (de) | Pufferspeichereinheit fuer ein datenverarbeitungssystem | |
DE2134402B2 (de) | Vorrichtung zum Abfragen der Verfügbarkeit eines Kommunikationsweges zu einer Eingabe-Ausgabeeinheit | |
DE3224034A1 (de) | Mehrprozessorensystem | |
DE2750721A1 (de) | Ein/ausgabe-system | |
DE3049774C2 (fr) | ||
DE3009530C2 (fr) | ||
DE19900251B4 (de) | Vorrichtung und Verfahren zum Steuern eines vielseitigen USB-Endpunktkanals | |
DE3209046A1 (de) | Verfahren zur steuerung von terminals | |
DE4328909C2 (de) | Informationsverarbeitungssystem, Informationsprozessor in einem Informationsverarbeitungssystem und Interrupt-Controller in einem Informationsverarbeitungssystem | |
DE112019000460T5 (de) | Adapter für direkten speicherzugriff | |
DE2749884C2 (fr) | ||
EP0141332A2 (fr) | Dispositif à plusieurs buses pour la connexion de processeurs et de mémoires dans un système multiprocesseur | |
EP1308846B1 (fr) | Dispositif de transfert de données |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8110 | Request for examination paragraph 44 | ||
D2 | Grant after examination | ||
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |