DE2162833C3 - Einrichtung zum Codieren und Decodieren eines aus k Bytes mit je b Bits bestehenden Datenblocks und Korrektur zweier fehlerhafter Bits - Google Patents
Einrichtung zum Codieren und Decodieren eines aus k Bytes mit je b Bits bestehenden Datenblocks und Korrektur zweier fehlerhafter BitsInfo
- Publication number
- DE2162833C3 DE2162833C3 DE2162833A DE2162833A DE2162833C3 DE 2162833 C3 DE2162833 C3 DE 2162833C3 DE 2162833 A DE2162833 A DE 2162833A DE 2162833 A DE2162833 A DE 2162833A DE 2162833 C3 DE2162833 C3 DE 2162833C3
- Authority
- DE
- Germany
- Prior art keywords
- signals
- error
- signal
- byte
- bytes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
- G11B20/1833—Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/1575—Direct decoding, e.g. by a direct determination of the error locator polynomial from syndromes and subsequent analysis or by matrix operations involving syndromes, e.g. for codes with a small minimum Hamming distance
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/159—Remainder calculation, e.g. for encoding and syndrome calculation
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Algebra (AREA)
- General Physics & Mathematics (AREA)
- Pure & Applied Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Detection And Correction Of Errors (AREA)
- Error Detection And Correction (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US9949070A | 1970-12-18 | 1970-12-18 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| DE2162833A1 DE2162833A1 (de) | 1972-07-13 |
| DE2162833B2 DE2162833B2 (de) | 1975-02-13 |
| DE2162833C3 true DE2162833C3 (de) | 1975-09-25 |
Family
ID=22275261
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE2162833A Expired DE2162833C3 (de) | 1970-12-18 | 1971-12-17 | Einrichtung zum Codieren und Decodieren eines aus k Bytes mit je b Bits bestehenden Datenblocks und Korrektur zweier fehlerhafter Bits |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US3697948A (https=) |
| JP (1) | JPS5215190B1 (https=) |
| BE (1) | BE774916A (https=) |
| CA (1) | CA951434A (https=) |
| DE (1) | DE2162833C3 (https=) |
| FR (1) | FR2118450A5 (https=) |
| GB (1) | GB1326976A (https=) |
| IT (1) | IT943922B (https=) |
| NL (1) | NL7117085A (https=) |
Families Citing this family (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3745528A (en) * | 1971-12-27 | 1973-07-10 | Ibm | Error correction for two tracks in a multitrack system |
| USRE30187E (en) * | 1972-11-15 | 1980-01-08 | International Business Machines Corporation | Plural channel error correcting apparatus and methods |
| US3868632A (en) * | 1972-11-15 | 1975-02-25 | Ibm | Plural channel error correcting apparatus and methods |
| US3851306A (en) * | 1972-11-24 | 1974-11-26 | Ibm | Triple track error correction |
| US3859630A (en) * | 1973-01-29 | 1975-01-07 | Burroughs Corp | Apparatus for detecting and correcting errors in digital information organized into a parallel format by use of cyclic polynomial error detecting and correcting codes |
| US3913068A (en) * | 1974-07-30 | 1975-10-14 | Ibm | Error correction of serial data using a subfield code |
| US3893071A (en) * | 1974-08-19 | 1975-07-01 | Ibm | Multi level error correction system for high density memory |
| US3982226A (en) * | 1975-04-03 | 1976-09-21 | Storage Technology Corporation | Means and method for error detection and correction of digital data |
| US3958220A (en) * | 1975-05-30 | 1976-05-18 | International Business Machines Corporation | Enhanced error correction |
| US4030067A (en) * | 1975-12-29 | 1977-06-14 | Honeywell Information Systems, Inc. | Table lookup direct decoder for double-error correcting (DEC) BCH codes using a pair of syndromes |
| US4077028A (en) * | 1976-06-14 | 1978-02-28 | Ncr Corporation | Error checking and correcting device |
| JPS5555412A (en) * | 1978-10-17 | 1980-04-23 | Victor Co Of Japan Ltd | Signal recording and reproducing device |
| JPS5556744A (en) * | 1978-10-23 | 1980-04-25 | Sony Corp | Pcm signal transmission device |
| JPS5573909A (en) * | 1978-11-28 | 1980-06-04 | Matsushita Electric Ind Co Ltd | Signal processor |
| GB2042228B (en) * | 1979-01-31 | 1983-09-14 | Tokyo Shibaura Electric Co | Data correcting system |
| JPS55149551A (en) * | 1979-05-10 | 1980-11-20 | Toshiba Corp | Data correcting circuit |
| JPS56119550A (en) * | 1980-02-25 | 1981-09-19 | Sony Corp | Transmission method of pcm signal |
| JPS56127908A (en) * | 1980-03-10 | 1981-10-07 | Victor Co Of Japan Ltd | Wrong-correction preventing system for digital signal reproducer |
| GB2073534B (en) * | 1980-04-02 | 1984-04-04 | Sony Corp | Error concealment in digital television signals |
| GB2121642B (en) * | 1982-05-26 | 1985-11-27 | Sony Corp | Error concealment in digital television signals |
| JPS601673A (ja) * | 1983-06-17 | 1985-01-07 | Sony Corp | 誤り検出方法 |
| US4908826A (en) * | 1988-01-05 | 1990-03-13 | Digital Equipment Corporation | Stored data error correction system |
| US5343481A (en) * | 1991-01-07 | 1994-08-30 | Kraft Clifford H | BCH error-location polynomial decoder |
| US5751740A (en) * | 1995-12-14 | 1998-05-12 | Gorca Memory Systems | Error detection and correction system for use with address translation memory controller |
| US6532566B1 (en) | 1999-05-24 | 2003-03-11 | Oak Technology, Inc. | Modified Reed-Solomon multiplication |
| US6378105B1 (en) * | 1999-05-24 | 2002-04-23 | Oak Technology, Inc. | Reed-Solomon multiplication method |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3478313A (en) * | 1966-01-20 | 1969-11-11 | Rca Corp | System for automatic correction of burst-errors |
| US3562709A (en) * | 1968-09-12 | 1971-02-09 | Rca Corp | Correction of block errors in transmission of data |
| US3582878A (en) * | 1969-01-08 | 1971-06-01 | Ibm | Multiple random error correcting system |
| US3601798A (en) * | 1970-02-03 | 1971-08-24 | Ibm | Error correcting and detecting systems |
-
1970
- 1970-12-18 US US99490A patent/US3697948A/en not_active Expired - Lifetime
-
1971
- 1971-09-20 GB GB4366071A patent/GB1326976A/en not_active Expired
- 1971-10-26 FR FR7139297A patent/FR2118450A5/fr not_active Expired
- 1971-11-04 BE BE774916A patent/BE774916A/xx not_active IP Right Cessation
- 1971-12-03 JP JP7197304A patent/JPS5215190B1/ja active Pending
- 1971-12-09 CA CA129,691,A patent/CA951434A/en not_active Expired
- 1971-12-13 NL NL7117085A patent/NL7117085A/xx not_active Application Discontinuation
- 1971-12-14 IT IT32348/71A patent/IT943922B/it active
- 1971-12-17 DE DE2162833A patent/DE2162833C3/de not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| DE2162833A1 (de) | 1972-07-13 |
| FR2118450A5 (https=) | 1972-07-28 |
| BE774916A (fr) | 1972-03-01 |
| DE2162833B2 (de) | 1975-02-13 |
| IT943922B (it) | 1973-04-10 |
| NL7117085A (https=) | 1972-06-20 |
| GB1326976A (en) | 1973-08-15 |
| CA951434A (en) | 1974-07-16 |
| US3697948A (en) | 1972-10-10 |
| JPS5215190B1 (https=) | 1977-04-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2162833C3 (de) | Einrichtung zum Codieren und Decodieren eines aus k Bytes mit je b Bits bestehenden Datenblocks und Korrektur zweier fehlerhafter Bits | |
| DE2106314B2 (de) | Anordnung zur Fehlererkennung und -korrektur in einem aus b Bits bestehenden Byte eines K Datenbytes enthaltenden Datenblocks | |
| DE60001370T2 (de) | Verfahren und vorrichtung zur erkennung von doppelbitfehlern und korrektur von fehlern durch bauelementfehler verursacht | |
| DE2060643B2 (de) | Schaltungsanordnung zur Korrektur von Einzelfehlern | |
| DE2657826A1 (de) | Einrichtung zur fehlererkennung und fehlerkorrektur im speichersystem einer dv-anlage | |
| DE112016003638B4 (de) | Auf eine Decodierung folgende Fehlerprüfung mit Diagnose für Produktcodes | |
| DE2914515A1 (de) | Verfahren und vorrichtung fuer ein wirksames fehlerentdeckungs- und korrektursystem | |
| DE102017103347B4 (de) | Verarbeitung von daten in speicherzellen eines speichers | |
| DE102018131613A1 (de) | Fehlererkennung mittels Gruppenfehler | |
| DE2263488A1 (de) | System zur korrektur der fehler in zwei fehlerbehafteten spuren eines vielspurigen aufzeichnungsgeraets | |
| DE69317766T2 (de) | Fehlerkorrekturgerät für digitale Daten zur Korrektur von Einfachfehlern (sec), von Doppelfehlern (ded) und Vielfacheinzelbytefehlern (sbd) und zur Korrektur von Einzelbytefehlern ungerader Anzahl (odd sbc) | |
| DE2217935B2 (de) | Anordnung und Verfahren zur Korrektur von Doppelfehlern in einer Nachricht | |
| DE102013219088B9 (de) | Schaltungsanordnung und Verfahren zur Realisierung von Prüfbitkompaktierung für Cross-Parity-Codes | |
| DE2320354C2 (de) | Schaltungsanordnung zur Erkennung und Korrektur von Fehlern in Bitgruppen | |
| DE102021123727B4 (de) | Bytefehlerkorrektur | |
| DE102004006528A1 (de) | Fehlerfassung und Korrektur in einer geschichteten dreidimensionalen Speicherarchitektur | |
| DE4117726C2 (de) | Fehlerkorrekturverfahren und Einrichtung zu dessen Durchführung | |
| DE3853708T2 (de) | Gerät zur Korrektur von einfachen Bitfehlern und zur Erkennung von doppelten Bitfehlern bei Datenübertragung. | |
| DE102005022107B9 (de) | Vorrichtung und Verfahren zum Bestimmen einer Position eines Bitfehlers in einer Bitfolge | |
| DE102022101798B3 (de) | Fehlerverarbeitung | |
| DE102022111624B4 (de) | Fehlerkorrektur mit schneller Syndromberechnung | |
| DE102015121646B4 (de) | Fehlerkorrektur | |
| DE102015111729B4 (de) | Verfahren und decoder zum bestimmen eines fehlervektors für ein datenwort gemäss einem reed-muller-code | |
| DE102019113970B4 (de) | Erkennung von adressfehlern | |
| DE102015118668B4 (de) | Fehlerkorrektur |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C3 | Grant after two publication steps (3rd publication) | ||
| E77 | Valid patent as to the heymanns-index 1977 | ||
| 8339 | Ceased/non-payment of the annual fee |