DE19983506T1 - Verfahren und Einrichtung zum Betreiben eines adaptiven gemultiplexten Adress- und Datenbusses in einem Computersystem - Google Patents

Verfahren und Einrichtung zum Betreiben eines adaptiven gemultiplexten Adress- und Datenbusses in einem Computersystem

Info

Publication number
DE19983506T1
DE19983506T1 DE19983506T DE19983506T DE19983506T1 DE 19983506 T1 DE19983506 T1 DE 19983506T1 DE 19983506 T DE19983506 T DE 19983506T DE 19983506 T DE19983506 T DE 19983506T DE 19983506 T1 DE19983506 T1 DE 19983506T1
Authority
DE
Germany
Prior art keywords
operating
computer system
data bus
multiplexed address
adaptive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE19983506T
Other languages
English (en)
Other versions
DE19983506B3 (de
Inventor
Tsvika Kurts
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE19983506T1 publication Critical patent/DE19983506T1/de
Application granted granted Critical
Publication of DE19983506B3 publication Critical patent/DE19983506B3/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
DE19983506T 1998-08-28 1999-08-18 Verfahren zum Betreiben eines zeitlich gemultiplexten Adress- und Datenbusses in einem Computersystem und Busschnittstelle hierfür Expired - Fee Related DE19983506B3 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/141,970 US6209053B1 (en) 1998-08-28 1998-08-28 Method and apparatus for operating an adaptive multiplexed address and data bus within a computer system
US09/141,970 1998-08-28
PCT/US1999/018946 WO2000013092A2 (en) 1998-08-28 1999-08-18 Multiplexed address and data bus within a computer

Publications (2)

Publication Number Publication Date
DE19983506T1 true DE19983506T1 (de) 2001-07-12
DE19983506B3 DE19983506B3 (de) 2013-08-22

Family

ID=22498027

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19983506T Expired - Fee Related DE19983506B3 (de) 1998-08-28 1999-08-18 Verfahren zum Betreiben eines zeitlich gemultiplexten Adress- und Datenbusses in einem Computersystem und Busschnittstelle hierfür

Country Status (9)

Country Link
US (1) US6209053B1 (de)
KR (1) KR100393168B1 (de)
CN (1) CN1265301C (de)
AU (1) AU5680799A (de)
DE (1) DE19983506B3 (de)
GB (1) GB2357870B (de)
HK (1) HK1035046A1 (de)
TW (1) TW455768B (de)
WO (1) WO2000013092A2 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7197589B1 (en) * 1999-05-21 2007-03-27 Silicon Graphics, Inc. System and method for providing access to a bus
CN1129071C (zh) * 1999-10-27 2003-11-26 盖内蒂克瓦尔有限公司 元件之间的通道传输结构及其传输方法
US7187741B2 (en) * 2001-10-31 2007-03-06 Nxp B.V. Clock domain crossing FIFO
US7062582B1 (en) 2003-03-14 2006-06-13 Marvell International Ltd. Method and apparatus for bus arbitration dynamic priority based on waiting period
WO2006027791A1 (en) * 2004-09-08 2006-03-16 Centre For Development Of Telematics A novel architecture for a message bus
US7350051B2 (en) * 2005-02-09 2008-03-25 International Business Machines Corporation Method to optimize effective page number to real page number translation path from page table entries match resumption of execution stream
US7802061B2 (en) * 2006-12-21 2010-09-21 Intel Corporation Command-based control of NAND flash memory
US7814253B2 (en) * 2007-04-16 2010-10-12 Nvidia Corporation Resource arbiter
US7673087B1 (en) * 2008-03-27 2010-03-02 Xilinx, Inc. Arbitration for an embedded processor block core in an integrated circuit
TWI397808B (zh) * 2009-07-16 2013-06-01 Via Tech Inc 多處理器系統及其動態省電方法
US8667197B2 (en) 2010-09-08 2014-03-04 Intel Corporation Providing a fine-grained arbitration system
US9164886B1 (en) * 2010-09-21 2015-10-20 Western Digital Technologies, Inc. System and method for multistage processing in a memory storage subsystem
US20140164659A1 (en) * 2012-12-06 2014-06-12 Wasim Quddus Regulating access to slave devices
US9703711B2 (en) * 2015-08-19 2017-07-11 International Business Machines Corporation Managing cache coherence for memory caches
US10944694B2 (en) * 2016-12-06 2021-03-09 Hewlett Packard Enterprise Development Lp Predictive arbitration circuit
US10452573B2 (en) 2016-12-06 2019-10-22 Hewlett Packard Enterprise Development Lp Scripted arbitration circuit
US10721185B2 (en) 2016-12-06 2020-07-21 Hewlett Packard Enterprise Development Lp Age-based arbitration circuit
US10237198B2 (en) 2016-12-06 2019-03-19 Hewlett Packard Enterprise Development Lp Shared-credit arbitration circuit
US10693811B2 (en) 2018-09-28 2020-06-23 Hewlett Packard Enterprise Development Lp Age class based arbitration
US11176038B2 (en) 2019-09-30 2021-11-16 International Business Machines Corporation Cache-inhibited write operations
CN112527205A (zh) * 2020-12-16 2021-03-19 江苏国科微电子有限公司 一种数据安全防护方法、装置、设备及介质

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4449207A (en) 1982-04-29 1984-05-15 Intel Corporation Byte-wide dynamic RAM with multiplexed internal buses
US4766536A (en) * 1984-04-19 1988-08-23 Rational Computer bus apparatus with distributed arbitration
US5347648A (en) * 1990-06-29 1994-09-13 Digital Equipment Corporation Ensuring write ordering under writeback cache error conditions
US5404482A (en) * 1990-06-29 1995-04-04 Digital Equipment Corporation Processor and method for preventing access to a locked memory block by recording a lock in a content addressable memory with outstanding cache fills
US5278984A (en) * 1990-12-19 1994-01-11 Bull Hn Information Systems Inc. Method for managing requests by specifying time intervals for transmitting a minimum number of messages for specific destinations and priority levels
US5369651A (en) 1992-06-30 1994-11-29 Intel Corporation Multiplexed byte enable bus for partial word writes to ECC protected memory
US5568620A (en) 1993-06-30 1996-10-22 Intel Corporation Method and apparatus for performing bus transactions in a computer system
US5522054A (en) * 1993-09-13 1996-05-28 Compaq Computer Corporation Dynamic control of outstanding hard disk read requests for sequential and random operations
US5455915A (en) 1993-12-16 1995-10-03 Intel Corporation Computer system with bridge circuitry having input/output multiplexers and third direct unidirectional path for data transfer between buses operating at different rates
US5627991A (en) 1993-12-28 1997-05-06 Intel Corporation Cache memory having a multiplexor assembly for ordering output on a data chunk basis
US5535345A (en) 1994-05-12 1996-07-09 Intel Corporation Method and apparatus for sequencing misaligned external bus transactions in which the order of completion of corresponding split transaction requests is guaranteed
US5606672A (en) 1995-01-27 1997-02-25 Intel Corporation Method and apparatus for multiplexing signals from a bus bridge to an ISA bus interface and an ATA bus interface
US5608892A (en) * 1995-06-09 1997-03-04 Alantec Corporation Active cache for a microprocessor
US5717876A (en) * 1996-02-26 1998-02-10 International Business Machines Corporation Method for avoiding livelock on bus bridge receiving multiple requests
JPH11501141A (ja) * 1996-03-15 1999-01-26 サン・マイクロシステムズ・インコーポレーテッド 分割トランザクション・スヌーピング・バスおよび調停方法
US5829033A (en) * 1996-07-01 1998-10-27 Sun Microsystems, Inc. Optimizing responses in a coherent distributed electronic system including a computer system
US5978874A (en) * 1996-07-01 1999-11-02 Sun Microsystems, Inc. Implementing snooping on a split-transaction computer system bus
US5954809A (en) * 1996-07-19 1999-09-21 Compaq Computer Corporation Circuit for handling distributed arbitration in a computer system having multiple arbiters
US5936960A (en) * 1997-03-07 1999-08-10 Advanced Micro Devices, Inc. Apparatus for and method of communicating among devices interconnected on a bus

Also Published As

Publication number Publication date
KR100393168B1 (ko) 2003-07-31
GB2357870B (en) 2003-04-09
US6209053B1 (en) 2001-03-27
CN1265301C (zh) 2006-07-19
CN1342287A (zh) 2002-03-27
WO2000013092A3 (en) 2000-11-16
AU5680799A (en) 2000-03-21
GB0104703D0 (en) 2001-04-11
DE19983506B3 (de) 2013-08-22
GB2357870A (en) 2001-07-04
WO2000013092A2 (en) 2000-03-09
HK1035046A1 (en) 2001-11-09
TW455768B (en) 2001-09-21
KR20010073009A (ko) 2001-07-31

Similar Documents

Publication Publication Date Title
DE19983506T1 (de) Verfahren und Einrichtung zum Betreiben eines adaptiven gemultiplexten Adress- und Datenbusses in einem Computersystem
DE19982999T1 (de) Vorrichtung und Verfahren zum Betreiben eines Computerspeichersystems
DE69929936D1 (de) Verfahren und Vorrichtung zum Abrufen von nicht-angrenzenden Befehlen in einem Datenverarbeitungssystem
HUP0103782A2 (hu) Eljárás és berendezés számítógépes adatok eléréséhez
DE69735628D1 (de) Verfahren und system zum auswählen eines informationssatzes in einem informationsverarbeitungssystem und lokale station in einem solchen system
GB2293900B (en) Data processing method and apparatus for parallel discrete event simulation
GB2338791B (en) Apparatus and method for testing master logic units within a data processing apparatus
DE1080414T1 (de) Verfahren und system fur sichere transaktionen in einem rechnersystem
DE69840092D1 (de) Verfahren und vorrichtung für überrahmen-bitverteilung in einem diskret-mehrton-system (dmt)
DE69838601D1 (de) Verfahren und Vorrichtung zum Erweitern eines on-chip FIFOs in einem lokalen Speicher
DE69736045D1 (de) Verfahren zum Übertragen und Darstellen von Datenseiten in einem Datennetzwerk
DE1076863T1 (de) System und verfahren zum zugriff zu datenspeichern als objekt
DE69936620D1 (de) Verfahren und Vorrichtung zum Segmentieren von Handgebärden
DE69815599D1 (de) Verfahren und Vorrichtung zum Schutz von Anwendungsdaten in sicheren Speicherbereichen
DE69737709D1 (de) Verfahren und Vorrichtung für Informationsverarbeitung und Speicherzuordnungsanordnung
DE69738646D1 (de) Verfahren zur Ausführung eines Prozesses und Betriebsmittelzugriffsverfahren in einem Computer-System
DE69728232D1 (de) Vorrichtung und Verfahren zum Zugriff auf Daten in einem Rechnernetzwerk
DE69730430D1 (de) Verfahren und gerät zum bereitstellen von verbesserten diagnostischen funktionen in einem computersystem
DE69724884D1 (de) Gerät und Verfahren zur positiven und subtraktiven Adressdekodierung auf einem Bus
DE69524975T2 (de) System und verfahren zur befehlsverarbeitung und datenübertragung in einem schallrechnersystem
DE69936547D1 (de) Verfahren, Vorrichtung und System zum Entfernen eines Gegenstandes aus einem Bohrloch
DE69722535D1 (de) Verfahren und Gerät zum Schaffen von Texturdaten
DE69900744D1 (de) Gerät und verfahren zum modellieren von erweiterungsplatinen in einem rechnersystem
DE69904317D1 (de) Verfahren und system zum konfigurieren eines rechners
DE59903326D1 (de) Verfahren und vorrichtung zum verarbeiten von daten

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
8125 Change of the main classification

Ipc: G06F 13/38

R016 Response to examination communication
R016 Response to examination communication
R016 Response to examination communication
R018 Grant decision by examination section/examining division
R020 Patent grant now final

Effective date: 20131123

R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee