DE1802956A1 - Data processing system - Google Patents

Description

RATENTANWÄLYE * * '** ^## "* **

DR. M. KÖHLER DIPt-ING. C. GERNHARDT MÖNCHEN HAMBURG TELEPHONE: 395314 "2000 HAMBURG 50, ti · 10.68 TELEGRAMMEi KARPATENT 'KDNIGSTRASIl Jl

W. 13 875/68 12 / I ¹ I

Mohawk Data Sciences Corporation Boston, Massachusetts (V.St.A.)

Data processing system

The invention relates to a control system a high speed line printing apparatus and in particular to an implementation for controlling a teleprinter, the message data and format control data received from a message chain or message chain and the message in accordance with the specified Format in real-time printing.

The most practical and common type of digital telecommunications technology involves the transmission of message data in series over a single transmission channel. Tax data must necessarily be distributed between the message data in order for it to be transmitted to the printing device at the receiving station to enable the message to be arranged in accordance with its transmission format. Usual control commands are as follows: carriage return (start of a new print line), single-line feed (feed of the receiving message Document to the next line position), multi-line feed (Advance of the print document by a specified number of individual lines), form advance (Feeding a sheet or a tape or a web

SQ9823 / 1054

linked forms to the header of the next form) and tabulate (jump to the next preset tab position on a line, leaving all intervening line positions empty will). These command signals are sent individually and in several different combinations along with the

slide

Communication signals transmitted so that / receiving printing device can fully restore the transferred forbearance.

Since Telegraph and the like. These various functions ^and expensive and can not run annaherndso fast as they can receive messages and print data, the need for data storage is unavoidable. That is, when the return device executes an instruction such as carriage return or line-forward. push, it cannot print at the same time, so any message data received during the execution of a function command must be temporarily held in a buffer memory until it can be printed. Such an execution works very satisfactorily as long as there is enough time between function execution intervals to allow all received data to be jerked. However, if the frequency of the control command rises to a certain value, so much time is consumed by the printing device for executing function commands that the speed of printing message data cannot be kept at the speed of data transmission, so that message data becomes begin to accumulate in the buffer tank.

This situation results from the so-called "short line situation", in which a number of consecutive short print lines are transmitted, for example each line has a number of characters that are smaller than one eighth the number of characters in a full one

909823 / 1QS4

Line is. During the time it takes for the printer to issue a return and line feed command execute more than one line receive. Therefore, message data will be jammed in the buffer memory as long as this situation persists remain.

There is one way to remedy this situation in making the buffer large enough to hold enough data for the worst case scenario of a short line situation to be able to record. This solution leads to a arbitrary limitation on the amount of small line data, which can be transmitted is given, so it is undesirable because it reduces the transmission performance the system is limited. Similarly, a solution which reduces the Provides overall transmission speed in order to adapt to a short line situation. Furthermore it is generally impractical to interrupt the data transmission or to request repeated transmission.

It is therefore an object of the invention to avoid existing in prior telex systems above difficulties and to create a * ernsehreibeSteueranlage, enables real pressure lines at high speed from .fernübertragenen messages without loss of message data, even during longer intervals of short-line transfer.

Another purpose of the invention is to provide a to provide improved buffer memory control in which a relatively small memory is used.

Another purpose of the invention is to provide an improved electronic tab control for a teleprinter to accomplish.

Yet another purpose of the invention is to " to create an improved telex system as described above, in which at the same time a minimal

809823/1054

Number of components is available in order to manufacture with low cost as well as maximum reliability and durability enable sau.

In accordance with one feature of the invention, a writer buffer stores received message data in broken line segments and reads the stored message data consecutively in fractional line segments and prints it out. this increases the storage efficiency of memory is improved in that short lines of data do not consume a full line segment in memory.

In accordance with another feature of the invention, one occurs Adaptation to extreme short line situations by temporarily postponing the execution of puncture commands, while at the same time working in a memory input control is switched, which ensures that the buffer storage capacity is used with 100% efficiency. Special symbols are printed to indicate that a function command has been omitted and to show the place in the text where the function command should be run.

According to another feature of the invention, printing is carried out by a line printing device is used with an individually controllable pressure element, for example a print hammer, which has a rotating Type wheel or type tape works together for every possible position to be printed in one line. The number however, the hammer drive circuits are limited to the number of data positions that can be contained in a fraction of a line segment of the buffer memory are available. Switching means are provided to enable time sharing of the drive circuits with the full line of ^ jerkele- " to enable ments. · ·

In accordance with yet another feature of the invention, all electronic print tabulation is provided by using one or more tab plugs that

909823/1054

to a predetermined division of data on the print line are connected pre-wired. A plug, when inserted, causes the cache to operate respond to an incoming tab character to direct the write address circuit to the address to let jump that of the connected to the tab - ^ provision corresponds. This causes the next message data that occurs is sent to the memory address "specified by the abulation so that it is starting at the by the ^ abulation displayed print line position is printed out.

The invention is described below with reference to the drawing for example explained.

Figure 1 is a generalized schematic

Diagram of a preferred embodiment of the buffer control system according to the invention. Fig. 2 is a diagram in which the ^v is erhältnis

is shown between Figs. 3a to 3d. 3a through 3d are illustrations which, when assembled in the manner shown in FIG. 2, depict a detailed schematic circuit diagram of the preferred embodiment shown generally in FIG. Fig. 4 is a detailed circuit diagram of the pointing timing and Z _e is ichenstellungsgeneratorstromkreise that are generally represented in Fig. 3b.

Fig. 5 is a waveform diagram of the time relationship between the sixteen basic timer pulses emitted by the timing circuit 4 are generated.

Fig. 6 is a schematic. Diagram showing the relationship between the print hammers and the Printing tape of the preferred embodiment is reproduced.

general description

A preferred embodiment of the invention becomes below on the basis of Pig. 1 generally described. Printing is done by means of a number of individually controllable ones Print hammer 16, which allows the possible positions in one Print line on a recording medium 14 opposite one another are arranged. A chain or belt 10 which carries types rotates continuously around two Sprockets 11 or the like. The types pass behind the print line in repeated succession. The recording medium or the document 14 can be indexed by means of a paper feed control device 500, so that successive Lines of print are placed in alignment with hammers 16. A ribbon can be between the document 14 and the hammers 16 can be arranged to produce prints when the hammers 16 hit the document 14 against selected types on the belt 10, or the document 14 may be coated with a pressure sensitive marking surface to indicate the to produce the desired prints.

The individually controllable hammers 16 are driven by individual hammer drivers via a zone selection switch matrix 18 operated in a circuit 20. The hammers 16 are in divided into a plurality of pressure zones, the number of hammers in each zone preferably being the same. the The number of hammer drivers in circuit 20 is equal to the number of hammers 16 in a single print zone and the selection matrix 18 operates to connect the hammer drivers to the hammers 16 of the active zone. This arrangement results in considerable savings in terms of components because of the small number of hammer drive circuits through the full series of hammers 16 are "time shared" and a single driver for each Hammer is not required.

Data to be printed are divided into bit and character strings, on a single channel having input data

Line received by means of input S8 circuits 200. Received data symbols are transmitted in parallel in Bite and in series in character under the control of Zuführsteuerstromkreisen ^ö 300 to a data store 30 in which aie are temporarily stored and expected jerk bleaung ^ for ^. Format control characters are distributed individually and in groups between the input data characters. The format control characters consist of carriage return CR, line feed LF, tabulator TAB and format feed FF. These characters are decoded upon receipt of the trigger circuits 200 and input to a 40 SteuerBpeicher predetermined control characters which control the timing and -Work of ^such oak position generator 100, the Zonenaus wahlmatr ix 18 and the paper feed control means 500th

The data memory 30 is divided into a plurality of memory groups, each group of which has a number of Character storage cells equal to the number of print hammers in a print zone. The control store 40 is in divided a plurality of ^ calibration storage locations, where a character storage location for each group in memory 30 is available. The feed and read control circuits 300 and 400 always operate in such a way that by addressing any memory group in memory 30, the assigned Character storage location in memory 40 is addressed. The total number of groups in memory 30 can be selected however, in the illustrated embodiment, a number is equal to three times the number of pressure zones chosen to create a total storage capacity equal to or corresponding to three full print lines.

The circuits 200 decode each incoming character and provide an indication of whether the character is a message date or a space character, a / format control character, a carriage return character, a line feed character Tab or a formatting character iat. In Correspondence with common news practice includes each

909823/1054

ö -

received characters an equal number of data pulses, and each pulse represents a binary 1 or a binary 0. The circuits 200 comprise a shift register or a switch register for out-of-order each input character.

When a full data character is composed in the input circuits, it is transferred in parallel under the control of the feed control circuits 300 to the data memory 30 to be stored in a predetermined memory group. At a later time the stored Z _e is cozy read from the memory 30 and compared by a comparator 22 with a coded character which is supplied to the output of the timing and position of characters generator 100th If this comparison results in a match, a fire signal is sent out by the comparison device 22, which has the effect that the calibration is printed on the document 14 at the desired printing position.

Reception of format control characters by the input circuits 200 leads to the following control processes t -

1. If the format control character or the first of a series of consecutive format control characters is either is a CH, LF or FF character, the group is im Memory 30, in which the previous data characters have been arranged, closed (with the exception of special Short line conditions, which are described below), regardless of whether it is full or not, and the next group in memory 30 is used to store the next received data characters. '

2. When the received format control signal is a TAB signal is, all characters are ^ Hem Batenspeicher, the one between the one that stores the last data characters Character position and one the TAB position in the print line representing character division lying character positions automatically filled (with the exception of

909823/1054

working in a short line situation), with the inside generated whitespace characters «

3. If the format control character is a CR character, input circuits 200 automatically cause Data bit entered in the character position in the control memory 40 which is assigned to the newly opened group in the data memory 30, which the printing of the next received data characters starting at the leftmost position of the press line (position 1 in pressure zone 1).

4. If the lOrmat control character is an LF character, cause the input circuits 200 that data bits are entered into the character position in the control store 40, assigned to the newly opened group in the data memory 50 which causes the paper advance controller 500 to advance the document 14 one line spacing before die.druckvorrichtung the - ^ jerking the next received Data character begins. When a plurality of LF signals are received, those are entered into the memory 40 ^ atenbits in such a way that the paper feed Controller 500 advances document 14 a number of line spaces equal to the number of received Corresponds to LF signals,

5 · If the format control character is an FF character, the input _{circuits 200 cause a} data bit to be entered in the time division in memory 40 associated with the newly opened group in data memory 30, the supply control 500 is triggered to advance document 14 to the first print line on the next form (assuming document 14 is a web of interconnected forms) before printing the next received data characters begins.

To achieve "real-time printing" of the input data, i. Printing each data character at essentially the same

909823/1054

- iö ^# -

Time must ISTG at which it received the ^A BRead from the data memory 30 under the control of Ablesesteuerstromkreise 400 substantially simultaneously with the AEEN, entry of the received Eingangszei.chen ^ memory 30 take place. To achieve this, while still maintaining the separation of reading and feeding operations required for proper operation of the memory, the system is timed by a repeated sequence of timer pulses generated by the timer circuits, each sequence a basic one Time cycle determined. The circuits are synchronized with the movement of the belt 10, as described below, and occur at a speed which is very high compared to the speed at which the input data is received. Each circuit is divided into two halves, the first half controlling the operation of the feed control circuits 300 and the second half controlling the operation of the reading control circuits 400. Thus input are executed access and output access to memory as a time-division multiplex circuit, "simultaneous" to supplying data to the memory and reading of _a D th from the memory to enable.

The read control circuits 400 address the data storage groups and the corresponding character positions in control memory 40 sequentially, each group remains addressed until all format operations indicated by the control characters have been carried out and all in the Group saved - ^ data are printed. If a new one Group is addressed, the control character is checked by the feed control 500 and all necessary feed operations are executed before printing starts. When the ^ jerk begins, the character positions are in of the data storage group and the characters stored therein with the coded output of generator 100 to cause printing.

909823/1054

- 11 -

This sequence is repeated until all characters in the group have been printed. Then the next group of data addressed for reading.

As explained above, the printing apparatus having a Line feed is performing, obviously not printing at the same time. Therefore, during such periods Data characters are carried into the data memory 30, but no data characters can be taken out of the memory will. Under normal working conditions, when the data is in full rows or near full rows are printed, enough data is withdrawn from memory between line feeds so that the mean data extraction speed is at least equal to the mean data entry speed, and this usually exceeds.

However, in the so-called short line situation more than a full line of - ^ aten at the entrance received during the> period during which the Paper feed operation is in progress. This will creates a situation where the average data entry speed exceeds the average data extraction speed. There are usually short lines randomly and infrequently and the capacity of the data memory 30 is sufficient for the required data storage to accomplish. However, when a long succession of short lines is received, data will accumulate in the Memory 30 on, and, since the storage capacity of the memory 30 is limited, there is a possibility that the Speieherkapae city or buffer capacity of the system is exceeded and Data will be lost.

In the embodiment described here, this disadvantageous state is prevented by using circuits which are included in the input power circuits 200 are and which check periodically to determine how many groups in the memory 30 by reading

909823/1054

have been emptied and are therefore available for recording data. If the number of available ^D atengruppen smaller than a certain predetermined number, the system is automatically throttled to "Anschreibe" -the methods (tail · mode). This operation is designed to maintain the storage capacity of memory 30 by utilizing the memory with 100% efficiency and to increase the average speed of data withdrawal from memory 30 by temporarily disabling the execution of format control operations. When the system is operating in the write mode, format control characters received at the input do not automatically cause the addressing of a new group in memory 30 in order to receive the next data characters. Instead, successive blocks of incoming data are "written" to memory together and a new memory group is not set until the previous memory group is completely filled. The normal response of the system to received format control characters is prevented as described above, and the only effect of such characters is to trigger the entry into the memory 30 of a special character generated internally. This particular character, when entered into the memory 30, is subsequently printed out along with the data characters and serves to indicate the fact that a format control operation has been omitted, while also indicating the position in the printed text at which the Format control process hold should occur.

The system continues in the "cover letter" mode of operation to work until the test circuits indicate that the critical situation of the short line status is over and a reasonable number of storage groups is freed. This cover letter execution necessarily works at the expense of the format of the message, but a guarantee is

909823 / 105-4

"■"'■■ ^■: ■ "■" ^{■■■■■:} "" ^r "^;'" ■ <* ¹ ^ ^: - ^{! iJ <!} r ·· ¥ · '· "f-Τ'-" f it ' I ''"* « "♦" ■ '' ■■■ ■■ ' ' ■ "■ '- ■■ ■ * P ^l! '* ^l ' ^: * ' ^! ■ "^{; r}

-13 -

tie against any loss of actual news even given, whereby an understandable exit is created with as much format information as you is the original message, the format being merely otherwise indicated.

Single description; terminology

In the details pointing schematic circuit diagrams of Figs. 3 and 4, which show an example embodiment of the invention, standard logic circuits or logical ^ t andardstromkreise shown by blocks, of which a brief description follows. The particular circuit embodiment, each block (located within the knowledge of those skilled in the ^u ebiet digital electronic circuits. To avoid undue marking of the drawings with arrow heads, each represent either the left or the lower ^ eite a circuit block connected Mnien input lines represents and all with either Lines connected to the top or right string of a circuit block represent output lines, unless the opposite is indicated by an arrow head on the line.

A block marked with the & symbol represents a logical ABD circuit in which a signal of the upper voltage value (more positive), which is used in the logic system, is generated on the output line, when positive signals are present on all input lines. All other combinations of input signals generate a low voltage signal (more negative) on the output line.

A block labeled OH represents a logical OE circuit in which a positive signal occurs any one or more input lines generates a positive signal at the output.

A block labeled XOH represents an exclusive

909823/1064

• H - · -

union OR circuit, in which a positive output is generated when a positive signal is present on one of the two input lines and only on one.

A block labeled I represents an inverter circuit in which a positive signal is applied to the Input line a negative signal on the output line generated and vice versa.

A block labeled D represents a delay circuit that works to cause any at the output To reproduce the voltage pattern present at the input exactly, whereby all voltage transitions that appear at the input, are delayed by a predetermined time interval,

| A block labeled SSMV represents a one shot multivibrator represents, at which any positive going voltage transition at the input a positive pulse predetermined of a fixed duration at the output.

A block labeled FF represents a flip-flop circuit which is of some type of bistable strobe circuit in which a positive signal at the S input causes the 1 output to go positive and remains positive ^ while the O output is at the same time goes negative and remains negative, and in which a positive signal at the R input causes the O output goes positive and stays positive while the 1 output goes negative and remains negative at the same time. A flip-flop with a positive level on. the 1 output is called denotes a flip-flop which is in the set state and when a positive level at the O output is present, it is referred to as a reset flip-flop. A flip-flop speaks once it does is set, then only on response to a positive signal at the R input (changes its output state) and, if it is in the reset state, it only responds to a positive signal at the S input.

909823/10 6

• ·

• ·

- 15 -

A block marked with a gate represents a gate circuit which comprises a plurality of logical AND circuits, each of which received a signal that should be faded in at one of its two inputs, and each of them receives a fade-in signal at the other of its inputs, the fade-in signal input line is indicated by an arrow head and a positive signal on it activates all AND circuits in the gate.

A block divided into sections 1, 2, 4, etc. represents a binary counter, in which a positive signal at the ADV HP input causes the Binary number shown on the output lines advances by a count of 1 and at which a positive signal on EESET-O input causes the output state of the counter returns to 0 (negative signals on all ■ output lines). A pulse is sent to the carry output of the Counter generated every time the initial state is up from all positive to all negative output signals changes. *

A block labeled a decoder represents a decoder which is connected to the output of a counter and any particular combination of counter output signals to a single signal on a separate decode output line Converts.

Printhead

As shown in Fig. 3b, a preferred ■ ^ Embodiment of a printhead for use with the Invention a continuous pressure chain or a continuous ^ back belt 10, which is driven by a motor with constant Speed is driven clockwise by two sprockets or pulleys 11. A majority of types is arranged on the belt 10 and is in a straight line to the left behind the recording medium 14,

909823/1054

»Β β« «ββ β«

- 16 -

on which they are to be printed. On the den sioh moving types opposite side of the document a 14 there is a row of print hammers 16 to ^ print sixteen characters on a line on the Document 14. In the embodiment shown, for ' For the sake of clarity only sixteen print hammer 16 represent- ' posed. It is to be understood that in practice a much larger number of hammers, for example eighty hammers, can be used to print a longer line of print. The hammers 16 are divided into two equal groups of eight hammers for the purpose of being in a first zone (the first eight data positions in the print line) and in a second Print zone (the second eight pieces of data in the print line). Firing a print hammer at the time to which one type on the tape 10 is in precise alignment with the hammer, leads to "on-the-fly" generation of this print drawing on document 14. In practice A ribbon of ink is placed between hammers 16 and document 14 to provide ink for this operation. That Document 14 can be moved upward from the plane of the drawing by means of the paper feed control device 500. which makes it possible to generate a plurality of print lines in succession.

The printing tape 10 carries a plurality of equally spaced types which the various Represent characters of a complete alphanumeric type series. Two transducers 12a and 12b sense time stamps on the tape 10 and generate a pulse when responding on every brand. The transducers 12 can, for example, be magnetic pickups, the slots or gear teeth on the belt 10, or they can be photocells that sense openings in the belt 10. The converter 12a senses a single time stamp on tape 10 for each type and each pulse thus generated becomes a character pulse CP designated. The transducer 12b senses a single time stamp

909823 / T054

■■ ■ ^: " '■■ ■ ■ - ■ ■.'■" ■ '■ "■ ■■■■"■'" ^F " "BIS?

τ 17 -. .

on tape 10 and the one generated in response to it Impulse is referred to as a port switching impulse. As can be seen below, these pulses are used for timing purposes of working of the logic circuits that with the speed of movement of the printing tape 10 exactly must be synchronized.

The distance between adjacent types on the printing tape 10 is exactly 1 t / 7 of the distance between adjacent types Print hammers 16. This ratio is in Pig. 6 reproduced in detail. In Pig. 6 are sixteen Print hammer 16 is shown as blocks numbered 1 through 16 and a segment of tape 10 is shown which moves past the hammers 16 to the left.

Since the opening gap of the types ^A 1 from each other exactly 1/7 of the distance between adjacent print hammer is, it is seen that only two print hammers are present, to the in Pig. 6 are in exact alignment with a type. These are hammers 1 (the first hammer in pressure zone 1) and 9 (the first hammer in pressure zone 2), which are in alignment with types A and H, respectively. After the printing tape 10 has moved a distance Λ S to the left - (the afc _a tand between the center line of type B and the center line of hammer 2), the hammers 2 and 10 are in alignment with type B and I. At a later point in time, Types C and J move into alignment with Hammer 3 and 11, respectively. The complete scan sequence of eight hammers is shown in Pig's diagrammatic representation. 6 showing the order in which the types come into alignment with the hammers during the scan cycle. A complete sampling cycle comprises eight time intervals TS to TZ, which are shown on the left side of this illustration. The state on volume 10, as reproduced in FIG. 6, is that which belongs to the time interval TS. The total amount of tape movement is

09823/1054

β β »90 DC I)

"Β 'ο -" ices e' cc

• ο β β se β ββ * «β

φ β φ Φ-e θ ofe ® © · «· C

OiJO β Ο ·· »Β Ο» ··

- 18 -

reproduced in column S on the right side of the illustration. It should be noted that at the beginning, at the time interval TS of the next scanning cycle, types B and I are in "alignment with hammers 1 and 9, respectively, and that, when the cycle continues aioh, the type presented to each hammer is the type is the right of the type which btastkreislauf the same hammer on the previous ^A has been presented "thus, when sixty-four different types are present in the series, the time cycle TS to TZ is 64 times required to complete series darzubieten each hammer. This is hence the maximum time _{f it} takes to print a full 8 character zone of - ^ aten.

As will be explained in detail below, each of the eight main time intervals TS to TZ is divided by the timer circuits 100 into sixteen smaller time intervals TO to T15. A "main time cycle" thus represents the time which is required for a single run of the main time intervals TS to TZ (the time required for a sampling of eight hammers), and a "secondary time cycle" is the time which is required for one pass of the time intervals tO to T15 (the one time that elapses between the time at which a% PE in ^a usrlchtung with a given hammer is located, and the time elapses, at which the next type in alignment with the next Right-hand print hammer arrives) “Therefore, each main time cycle is divided into 128 auxiliary time intervals. It can then be seen that for correct printing no two print hammers in the active print zone can be fired or actuated at exactly the same time, since no two hammers are in exact alignment with the types at the same time within a print zone. As is known, this arrangement serves to save components because a single comparator is used

90982371064

-.19 - -

can be used to generate hammer action pulses, and these pulses do not need to be temporarily stored in a secondary memory, but can instead to trigger the hammer at the time of its creation be used. Of course, using this arrangement, the memory 30 for each Print position in the print zone stored data characters read and the comparisons in direction 22 in synchronism are presented with the order in which the corresponding print hammer in the zone in alignment with the Types arrive.

Referring to Figure 3b, the hammer drive circuit includes 20 eight separate hammer drivers. These eight drivers correspond to the eight print hammers of the print zone. Accordingly, each is Driver output line via gates 18a and 18b with a Print hammer connected in each print zone, for example is the first hammer driver over gate 18a with the hammer 1 and connected to the hammer 9 via gate 18b, etc. The gates 18a and 18b are mutually exclusive, borrowed outputs of a zone flip-flop 44 activated. Consequently printing can only take place in one print zone at a time.

Each hammer driver in circuit 20 is conditioned so that it is actuated by one of eight input lines 406 provided by the read control circuits 400 come. As explained below, conditioning signals appear successively on these input lines in synchronism with the occurrence of the main cycle intervals TS to TZ.

The comparator 22 receives a six parallel bit input from the character position generator 150 and compares this to an input of six parallel bits from an input-output register 32, the the data storage matrix 31 of the memory 30 is assigned. At the time interval T12 of each secondary time cycle, at which

909823/1054

• · t · · I it I

- 20 -

Data which are present in the "" register 32 and are to be printed, an AND circuit 441 generates a signal which activates the comparison device 22 and causes it to generate a pulse at its output if the two comprise six bits Inputs that have been fed to the comparison device 22 correspond to one another or match one another, - ^ he output of the comparison device 22 is fed to an AND circuit 23, which during the printing time (all preparatory line feed operations are ended) by transmitting a ^ 'your pulse it responds to the driver circuits 20. This activates the selected hammer driver circuit to print a character in the active print zone. ^The control signal or actuation signal is still transmitted back to the reading control circuit 400 in order to prevent the data character from returning to the "" register 32 to its slot in the memory matrix 31.

Timer and character position generator 100

As represented in Fig. 3b, the Zeitgeb.er- and character position generator 100 comprehensive ^A comprises a time circuit for generating the sixteen secondary circuit timing signals TO to T15 and the character position generator 150 for generating a-six bits usgangssignals to represent the comparison device 22, which Type in alignment comes into alignment in the active print zone during each secondary cycle during a printing process.

The details of circuits 101 and 150 are in Fig. 4 reproduced. The circuit 101 comprises a flip-flop 103, the 1 output of which is connected to a gate oscillator 107 which creates a train of - ^ real corner waves, as long as the output of the flip-flop 103 is positive. The oscillator output is transmitted to the output of one Fade in decoding circuit 113 and a counter 111

909823/105

- 21 -

to advance via the delay circuit 109. Of the Flip-flop 103 is activated by the output pulse OP, which is generated by the

Converter 12a (Fig. 3b) is generated, set and by the carry output from a counter 401 in the read control circuits 400 is reset.

The decoding circuit 113 responds to any combination of binary signals on the four output lines of the counter 111 in that a positive output signal is generated on one of the sixteen output lines T0 to T15. Outputs of these pipes, which are displayed by the oscillator 107, represent the sixteen addition time intervals TO is to T15. TO is usgang in response to a full negative ^A from the counter 111 generates and T15 a fully positive output from the counter 111 corresponds to the output from the oscillator 107 together with the sixteen timer pulses TO to T15 are shown in the waveform diagram of FIG.

The delay created by delay circuit 109 is approximately half the length of the negative Dwell time or idle time between two positive outputs of oscillator 107. This delay is necessary in order to prevent the outputs from the counter 111 from being faded in via the decoder during that time during which the counter switches ^ 1. Furthermore, since the signal which resets the flip-flop 103 in order to switch off the oscillator.107 occurs at T15 of the last auxiliary time interval of a main time cycle is generated Delay circuit 105 is required to prevent the last T15 output of decoder 113 from shorting out will.

Since the ^{x <requency} of the oscillator 107 is fixed, and since the A _r b _e i-th of the system depends on the output of the oscillator is synchronized 107 with the speed of ^ ruck belt 10, certain precautions must be taken to small variations in the belt speed to ■

909823/105

consider. This is done by setting the period of the oscillator 107 is equal to I / 13O of the time required for the pressure belt motor operating at rated speed to the print tape 10 opening gap by a distance exactly equal to the ^A drive between two neighboring types (the time between CP Pulses). The counter 401 (FIG. 3a), which supplies the oscillator switch-off pulse to the flip-flop 103, is a three-position counter. Binary counter which is reset by each CP pulse and which is incremented by a 'count' after the time interval T15 of each secondary time cycle. The carry output of the counter is thus generated at the end of the eighth auxiliary time cycle after the appearance of each CP pulse ^v , so the oscillator 107 can work for exactly 128 cycles before it is switched off. The oscillator 107 thus operates for 128/130 of the time between CP pulses when the print belt 10 is moving at nominal speed. Therefore, the short ^and guaranteed szillatorpause that occurs at the end of each main time cycle that the oscillator dee actually just at the time of the occurrence of the next CP pulse is displayed even when the pressure belt speed increases, and the next CP pulse something appears before the time at which it should \ usually appear * Of course, the oscillator pause is simply lengthened by one bit when the tape speed decreases.

The character pose generator 150 is also shown in FIG. 4 and has a six pose Binary main counter 151 on which is connected in this way is that he has a six-position gate via a gate 153 Binary secondary meter feeds, ^ he secondary meter is in divided into two three-position halves 169 and 171 for purposes to be described below.

The main counter 151 is increased by one for each CP pulse Counting advanced. Thus the main counter creates

ORlOINAt

909823/1054

- 23--

a special coded output for each of the 64 different types on the print belt 10. The consecutive The appearance of these outputs represents the order in which the type characters are presented on print hammer 0 (Bine imaginary point that is a hammer distance on the left side of hammer 1).

The gate 153 is activated by an output from an MD circuit 159 to-the count from the counter 151 to be transmitted in parallel to the secondary counter I69, 171. This transmission appears at time interval T2 during the first main time interval TS (determined by an O output of the decoding circuit 405) of each main timer cycle while pressing.

The immediately following Tg signal activates one MD circuit 165 which in turn causes AND circuit 161 to produce an output when the print zone 2 is the active print zone or which causes an MD circuit 163 to produce an output when the print zone 1 is the active back zone. One output from the 'MD circuit 161 is transferred directly to the eighth position of the sub-counter 169, 171, thereby causing a A count of eight is added to the count just introduced by the main counter 151. An exit from MD circuit 163 goes through an OR circuit 167 and is directly in one position of the secondary counter 169, 171 causing a count of 1 to be added.

The reason for adding the count of 1 and 8, respectively at the secondary counter 169, 171 at the beginning of each main time cycle during the jerk lies in the fact that the main counter 151 a code reference for the imaginary O-print hammer creates, and that to make a real move for the first To create hammer in pressure zone 1, a count of 1 must be added, while to create a correct one Reference for the first hammer in pressure zone 2 a

9823/105

1Β02956

Count of 8 needs to be added. The number 1 is used since the print hammer 1 is one type from the hammer 0 away, and the number 8 is used because hammer 9 is eight types away from hammer 0.

Therefore, for the time interval TS 3 (secondary interval TJ of the main interval TS) the output of the secondary counter 169, · 171 the character code of the straight line in alignment with the hammer 1 is the upcoming print mark if the press zone 1 is the active zone, or the character code of the print mark just coming into alignment with the print hammer 9, when print zone 2 is the active zone. At the time interval

fe TS 15 adds the OR circuit 167 to the secondary meter 169, 171 add another single count so that "during the subsequent interval TT, the count in the secondary counter 169, 171 represents the character code of the character that starts with the Print hammer 2, if print zone 1 is the active zone, or with the print hammer 10 in alignment when the Print zone 2 is the active zone. Similarly, will at the time interval T15 each of the following main circuits ^ « TU to TY added another single count to the secondary counter 169, 171 to produce a display of the character, the one with the hammers 3 to 8, if the pressure zones 1 the active zone, or with hammers 11-16 in alignment comes when print zone 2 is the active zone.

'. When the next main time cycle is initiated by the appearance of the next Cp pulse, the main counter.151 is incremented by 1 and the secondary counter 169,. 171 is set properly by repeating the cycle described above. It can therefore be seen that when printing takes place the output of the slave counter 169, 171 is a six bit coded character representing the types which will successively come into register with the hammers of the active print zone. As previously described, this six-bit output is used by the comparator 22 for the purpose of generating hammer actuation pulses.

1! Hi

• τ "25 *. '■ ■.

_ ■ 1802958

e drawing position generator 150 continues to receive as an input the ^ orteoh & ltimpulii, d «? -by the converter 12b determined * Bieaa signal is ain <sffi input of an ARB-Stroiakreisa 157 executed Ea dereiB input from a QB-Stromkreia 155 signals suggests herds »which is connected with old eeoha output lines of the counting a 151. The AKD circuit 15? switches a faulty output, which indicates the fact that the counter is not in synchronism with the printing tape 10. If the two are in synchronism "! * Appears a ^ r fortaohaltiaipula israey then" when the counter 151 it is his G-Aueganga "uatan"! "öa finds usd all .JBiagäsge tua 0I» 3tromrei «155 are negative» If zim Fortatfli & ItZ any lingöng to 0 & -3t7eakreie '155 is positive, the Hampta counter 151 is not at 0 $) i oewirlit the Isijltrsignal from AHD-Strookrois tö7 si « * Uoki t £ "ij * ·! '% s COUNTER-Ί51 to 0 on the ^{v-eri5geTttngeei} roaJ.". L V * ^ eolchss ehlsrsignal appear ^gewöfcri.'; N -.I; i5itl '*. *. .. '.. \ ·' o 'ane ^ üÄltene the plant) * -Ua anfängli ... 3 ^ n <** 3X-Vorc-u3fufen _t when the tape anfänglio 10 ^ ^ a "''* - % ■ . ·.-J, _, *.; - .; koBSBif · * e are no communication : tl form the invention.% is 3 «but ersicfetliöi3 _? iz3 eia« sequence, from wrong 8 ig nal en fala über, "working"<Au * rUa «u» g Kizigt and ascertaining a similar sequence «travel can be used to light up an indicator and prevent further printing while a non-moving barid display or d gl. is activated to the JBinganganachriclit for later printing to entaprechender correction dev district, c? save.

Input power supply 200

The input aatroinfecreiae 200 are shown in FIGS. 3 d, and they all include electricity. ^:; '_; which have a number of 200. Bin Zeiohe & enqrfb. '<$'<;«'And

909823/105 4 original inspected

iff .- <

■ -O CO Gg 80

' 0 $ d Q β SS

■■ 'ν ■' ■ 'CSS 0S

qa - <t Ο Q β ö 0

3 O v3 SOOO

cos oo so oo

up

H iL

ν., ιΓ L ^ Si «a:

Λ "

JU »

Jl

^} QIo

5 ¹ I.

7 j Cj *

γ-> οι-; . ~> τ

I. \

1 ί

¹ j ° ir

'Ü

ϊί ^ s ¹ Cl ₀ Like
»Ϊ́ 2ooaro2?

p iu

olss ~ ^
22.C c ¹

ΓΖΟ)

ia

ö, r -ι L

that in

lie if that.

deo

- 27 -

Decoder 202 is connected, the AND circuit 218 / effective made so that the addition of the signal bit prevented is. The effect of the SPACE character is therefore a space character in memory 30.

If the character received is any of the format control characters CR, LF or FF, a ^ or 201 operates on the first time interval 11 after the output of circuit 202 goes positive, thereby causing an output from an OR circuit 232 to be set of group flip-flop 331 is exceeded. This output also acts to reset the reset flip-flop 333 via an AND circuit 337 and an OR circuit 335 and to set a flip-flop 254. Further, the output from OR circuit 232 partially conditions AND circuit 236 which is used ^{to trigger the superimposition of a special "letter u"} character in memory 30 under conditions which will be described below.

The setting of the flip-flop 331 triggers a single shot multivibrator 345, whereupon a pulse is transmitted through an AND gate 321 and an OR circuit 315 to increment the memory group address counter 309 by one count. The counter 309 is a three position binary counter, the outputs of which are fed to a decoder circuit 311 to produce a signal on one of the six memory group address lines 312. Each of these? "Lines, when activated, causes a different memory group to receive input data. Thus, under normal operating conditions, the receipt of a CR, LF, or FF character automatically causes the next memory group in a sequence to be addressed, regardless of whether the previous storage group is completely filled with data character or not. D ₉ only six groups in the matrix 31 are present, which is 5- ^a usgangsleitung 312 returned to the input of an aND circuit 313th

905823/1054

$ · · · ♦ S ϊ ··· 69

- 28 -.

um'den counter 309 for every sixth counter increment. reset pulse to 0.

The setting of the flip-flop 331 will continue an MD circuit 343 partially conditioned to a To trigger counter lock function, namely during a tabulation process, as it is described below »

By the resetting of the flip-flop 333, this circuit is conditioned to respond to a subsequent set input of the OR circuit 228 to a control character in the ^east expensive memory array 41, as will be described later display. By setting the flip-flop 254, the system is made ready to run through a "write test sequence" at a later point in time, as will be described later, in order to determine the number of memory groups in the matrix 31 available for receiving data.

Fading in a CR output by the circuit 204 causes, in addition to performing the functions just described, the setting of a flip-flop 266 via an AND gate 264 and also setting a., ..--. Flip-flop 280 via an MD gate 276 and an OR circuit _v -278. This latter flip-flop 280 acts in an "overflow". Situation as described below in order to automatically cause a line feed control bit to be generated which is included in the control character which is input into the memory array 41.

Setting the flip-flop 266 causes an OR circuit 258 to set the print zone flip-flop 256, whereby the set output of this goes positive to ' Inclusion of a pressure zone 1 al.s determining the active zone Bits in the hero | v / r control character. this causes the next one as described below * data characters received at the entrance are subsequently printed by the first print hammer in zone 1.

909823/1054

By fading in an LF output through gate 204 In addition to performing the functions described above, an AND circuit 291 is also activated to cause that an OR circuit 292 has a single-ended multivibrator 293 triggers, generating a pulse which increments line feed counter 294 by one count. Of the The output of the counter 204 is: through a trough circuit 296 faded in to be enclosed in the "control character" which is input to the control storage matrix 41. The LF signal provided by gate 204 continues to activate an AND circuit 274 and an OE circuit 278 to reset the overflow flip-flop 280.

The fading in of an FF output through the gate 204 continues in addition to the practice described above Functions for activating an AND circuit 268, to cause an OR circuit 270 to set a flip-flop 272. The set output of flip-flop 272 generates a bit which is to be included in the control character and which indicates that the document 14 is being fed is required for the first printing of the next form. Furthermore, the output of the flip-flop makes 272 A gate circuit 296 via an inverter 295. causing an O-line feed count in the control character is brought, regardless of the number that is produced at the output of the counter 294. Received .8 or more successive LF characters causes the counter 294 a carry output is caused, causing the flip-flop 272 is set. Thus, more than seven consecutive LF commands automatically generate a header-off-form command.

If the work of the input circuits 200, so far as it has been described so far, every DATA and SPACE symbol that is received at the data input is summarized has been overlaid through the gate 206 in the memory matrix 31 and is at the special. Characters and groups

909823/1054

. i lit

place saved, slide from the feed address lines 304 and 312 is determined.

Receive some ®is5 @ ® of the SOrsastateiaerAeiohen. OH ₉ IP or. If causes the .Zuftthxsteuerstxomkxeiee 300 to address the next memory group, and the various control flip-IPlop 256 ₉ 266 and'272 and the line feed tax payer 2Θ4 are set to display the various format control processes © di® of the received format control characters required? / erd @ a «-

Then ₉ triggers as soon as the next data line from the output of the AND circuit 214 is _{faded into the memory ^ y is} the OR control circuit 228 (by setting the flip-flop 333} the binary multiplier 347 to make a gate 242 effective _β Badmreh . the character (including a signal bit) is put into the di @ ^ teueif memory matrix 41 ©. A delay current kx @ is 549 is provided at the output of the bullet multivibrator 34? so that the output pulse is oes OH-Stxomkxeis @ s 22S g @it has to set its count in Äesn counter 2 | 4; w © an aolohei ¹ process through the installed state d @ s overflow-flop-flop 280-demanded wixd. ■, -

If the Sox 242 opens eioh, a seven-bit-wide control character is input in CIIS Speichermatxix 41, wherein said seven-bit _f s fies ^ "eielieas consist of a signal bit, SWEi (mutually auseciilieBlichen) bits by, the output of the Druokzonen flip-plop 246S, one bit from the ^a usgang dea head-of-Formblat flip-flop 272 and three Bita _g 'are ssugiaführt from the line feed counter 204th the character position in the Speichermatxix 241, an'welcher daa control character is stored, by the memory group address lines 312 determined. Dl © active address line corresponding to this group of course the storage group in the memory matrix 31, "the 1st then addressed. ■: -

909823/1054

S-: ■ ■ ■■ '"'' ¹ ^ ^{: l} ,'''"'TMIIilfaT'. ji: !! "?! ¹ ·"'■■.".·" T. ■ -. ■ · ■ · || ρτ ■: '·', ■ “. · · · · ·,. ·. ■

ι *

After the fade-in process of the gate 242 has ended, a delay circuit 351 lets the fade-in pulse to reset flip-flops 272, 266 and 280 and to reset counter 294 to zero. The ^ control circuits are thus restored in preparation for generating the next control character when responding to the next received format control character or the next received format control characters at the input.

The test circuits are also provided in the input circuits 200, which periodically check the state the availability of storage groups in the storage array 31 to determine whether the facility for - ^ write operation must be switched. The primary circuits in this group are flip-flops 254 and 240, a comparator 244 and an AND circuit 246, at any time an output from the OR circuit when responding to the passage of a CR, LF or FF signal goes through gate 204, flip-flop 254 is set, whereby the right input to AND circuit 252 is conditioned or made effective. After that, so the DATA line responds to the receipt of a When the data character goes positive, AND circuit 252 provides an output which AND circuits 241, 238 and 246 conditions or makes effective. When the AND circuit 341 so conditioned, the next sequential T2, T3, T4, T5, T6, and T7 timer signals are generated by the OR circuits 323 and 325 are applied to the OR circuit 327, through the AND circuit 341 to the OR circuit 315 is displayed or created, which is connected to the input of the feed group address counter 309. These six incremental pulses drive the state of the six output lines 312 of the decoding circuit 311 via one full circuit and leave on termination of the T7 timer signal energizes the same output line that was energized at the beginning of the test cycle.

90982 37 1054

The same T2 pulse that initiates the test cycle, activates AND circuit 238 to create flip-flop 240 to adjust. ■ '

The comparator 244 compares the pattern of the signals on the six feeder group address lines 312 with the pattern of signals on the six read group address lines 412 carried by the reading control circuits 400. The active management of the latter Address lines 412 indicate that memory group of the memory matrix 31 which is currently being used by the comparison device 244 is read and this produces a positive signal at its output if a match is obtained 1st. When the output of the comparator 244 to Time T2 ader T3 of the test circuit goes positive is known that fewer than two empty memory groups are available in the matrix 31 for receiving input data. However, should the output of the comparator be -244 during any of the time intervals T4, £ 5, T6 or T? of the test circuit positive, go, then it is known that more there are two available storage groups.

The reason for these provisions is as follows! The reading control circuits 400, in addressing storage groups for reading, can never precede the group currently being supplied under the control of the supply control circuits 300 - ^ aten. This is of course apparent from the selbsi basic ^ö round, that the memory 30 similar to any buffer memory at the first in - first out basis functions. Thus, when the reading process goes completely with the feed process, the read control circuits 400 address the same memory group as the feed control circuits 300. Thus, no data can be in any of the. Another five storage groups exist and all five storage groups are thus available for buffer storage. This means that when the feed group address counter 309 passes through the six-stage

'"'' ^p ^ τ' - ','ί"; - ¹ '"■ ■■■■ ■■■■■■ ·, (: ■" ■■■ j ~ ^τ φ ~ "■. #'""# ■■ *" * J »S ''"''"''

Test circuit is driven, an output from the comparison device 244 is not received before time 3-7. The outputs of the comparison device 244 at times TS, Ϊ5 or 14 mean that four, three or two available (empty) memory groups are present.

If the reading control circuits 400 are four memory groups behind the supply control circuits 300, only one memory group is free to receive new input data. In the worst situation, when the reading control circuits 400 are five memory groups behind the supply control circuits 300, the buffer capacity of the memory has been reached and no memory groups are available for receiving new input data. In this case, the output of the ^v ergleichseinrichtung 244 is obtained in the time interval 12, the first time interval rufkreisläufe of £.

In the described embodiment, each of these last two buffer states are referred to as critical and they require that the system is switched into the state Anschreibe, ata a ^v erlust of "^ to prevent.

This ^ is carried out as follows: The MD circuit receives an input from the OR circuit 323i of the ■ during each of the timer signals T4, T5, ^S 6 and I? is active. An output of the ^v ergleichseinrichtung 244 during any of these time intervals thus causes the AND circuit 246 an output after a brief delay, which is caused by a ^ erzögerungsstromkreis 250 generates. The latter is provided in order to enable the signals on the input lines 312 to the comparison device 244 to be fixed or formed before the comparison result is checked. The output of the AND Stromkreiees 246 sets flip-flop 240 back which

909823/1054

♦ oven! * W w «.. ... β. β e β β β. «Β« ™ ι. . sac β sen Φ «ve β *

by the output of the AND circuit 248 as at the beginning of the test circuit has been set »- and continues to divide the flip-flop 254 over one. OB circuit 253 back to end the test sequence «

As previously described *, the iIB-for @ 307 _g 337 * 321, 239 · 264, ZBBf 291 »276 and 274 conditioned '" construction are made effective by the reset output of the flip-flop 240 erforderlioh to the work of the "l§ißgangsstroiakr © ise 2Ö0 and supply control circuits 300 Troia ia you normal ^A rbeitsweise. ^ u enable "If, however, it has been determined that aneohroibe operating mode is required ₉ ä" h _{B there is} an output from the synchronization device 244 M at the time interval T2 or T3, no output is generated from the AID circuit 246 and the flip-flop 240 remains in the set state at the end of the test circuit a. Therefore, the above-mentioned ilD gates remain ineffective and normal operation of the system is prevented. * The flip-flop 254 is activated by the timer pulse Ϊ? reset, which acts via the GH circuit 253. . . '

■ If the system ges ehalt is et once in the Ansohreibe state that Arbeitsfjaise as% follows fön the input circuit 202 received data characters according imagine Direction description will appear in the memory array 31 "If any which of the format control characters _CB? IiF or FF are received, the resulting output from the OR circuit 252 sets the flip-flop 331 as described above, with the exception that the following output from the bullet multivibrator 345 has no effect as a result of the ineffective state of the AND circuit 321 The flip-flop 254 is also set in the usual manner, so that when the next data input character% s is received, the AND circuit 252 is activated to initiate a write test circuit.

909823/1054

-35 -

This is of course necessary in order to switch the system out of the write status, if one Operation is justified by clearing the required number of storage groups.

The output from the OR circuit 232 continues to make the AND circuit 236 effective, which is via an inverter 234 has been made effective by the output of flip-flop 240. The output of the AND current circuit 236, which is via a OR circuit 241 acts, sets a flip-flop 226, whereupon an output appears from this, one of which is a letter generating circuit 224 is activated and an AUD circuit 216 after one of a delay circuit 220 makes the delay effective. The length of the delay caused by the circuit 220 must exceed the length of the time interval T1, to prevent premature generation of a cover letter under certain circumstances.

The circuit 224 which generates the "scratch" character generates at its output a code character comprising seven bits, which indicates a desired special character, for example a tern, which is stored in a register 212 together with a signal bit (tally bit). The next T1 signal which occurs after this sequence of operations activates an AND circuit 216 in order to generate a fade-in pulse in order to transmit the particular character via the gate 210 for storage in the memory matrix 31. The output of AND circuit 216 also causes ^U E circuit 228 to generate a supply pulse for entering the character into memory, resets flip-flop 331 and sets flip-flop 333. Furthermore, this output from OR circuit 228 enables AND circuit 284, thereby causing AND circuit 290 to trigger bullet multivibrator 293 when overflow flip-flop 290 is set. Under certain circumstances described below, this

909-823 / 1 0-5

»·
»···· β • · β
·· β C 1 • β ««
* C
··· «β S * · 0 9 . ·. · 802956

a line spacing control bit would be generated, which is stored in the Control characters should be included. At a later point in time, the output of the bullet multivibrator fades out 341, which acts via the delay circuit 349, the control character in the memory matrix 41, after which the the same pulse, which acts via the delay circuit 251, resets the counter 294 to 0, the output of the OR circuit 228 continues over the delay circuit 230 and the OR circuit 305 to produce the feed character address counter 301 to advance. Continues to provide

* the output of delay circuit 230 is the flip-flop 226, which prepares it to be set by the next ^ ormat control character, the is received during the cover letter operation, whereby another write-on character is generated and stored in memory is entered. .

Each of the format control characters CR, IF and FF, which is received while the system is in the write state, sets the flip-flop 254 and triggers another write call circuit. When the write state is released, the flip-flop 240 is returned to its reset state at the B _n de of the circuit, so that the AND character generating a write character

\ Circuit 236 is made ineffective and the fade-in MD circuits 307, 337, 321, 239, 264, 268, 291, 276 and are made effective so that the system can resume its normal response to JOr ^ mat control characters.

Memories 30 and 40 and feed control circuits 300

The data memory 30 comprises an arbitrarily accessible one Data storage matrix 31, for example a magnetic core storage matrix with six groups of data storage locations, each group of which has storage capacity for eight ' Has data characters. Each S'pelcher group can be used individually during a data feed process from one of the six feed group

9098 23/1054

··
• f ··
• • · * ·· ·· • •
• ··· ·· ·· 1 802956

- 37 -

address lines 312 are addressed. Any group can individually addressed by one of the six reading group address lines 412 during a reading process. Every Characters storage location in the addressed group individually addressed for supplying one of the eight supply character address lines 304 and for reading from one of the eight bookmark address lines 406. One on the cable 209 from the feeder power circuit $ 200 available Input data character is fed into the addressed character position of the addressed memory group, namely through a feed signal generated by the OK circuit 228 as described above.

During a reading operation, a signal from an AND circuit 431 causes the data character, which is stored in the memory group selected by one of the lines 406 in the memory group selected by one of the lines 412, to be transmitted via the cable 33 to the input-output register 32 will. This register 32 supplies the signal through the cable 34 to the V ₉ rgleichseinrichtuög 22. A ^ü ignal from the AND circuit 437, which is generated at the time T14, causes the characters in turn fed back in the register 32 in the Speicherateile in the matrix 31 from which it was removed.

The control memory 40 has an arbitrarily accessible Memory matrix 41, for example a magnetic core memory matrix, an output register 42, an output gate circuit 43 and a zone flip-flop 44. The matrix 41 has six memory sections for characters comprising seven bits, and each memory location can be used for feeds from one of the six address lines 312 are individually addressed. Each character position in the matrix 41 can still be used for Read operations from one of the six address lines 412 are individually addressed.

When the gate 242 is opened, it becomes a seven bit Control characters in the control memory to the

909823/1054

ί, β o ca «s® to

GG-S OOO β H ■ O θ

»Β φ« en οθο ββ

ο οοθο ο ο ο ο e e ββ β

ο β ο S ο «β ο e

βββ β COi) ^- 60 Φβι Οβ

Spefoheretelle are introduced, which are then addressed by one of the address lines 312. If the AID Strorakreis is activated at the time interval 58, dag, the iat then addresses the lines 412 by a * in the Speicheratelle _9, "transfer existing mark in .the output register 42nd While dea.nachfolgenden time interval T9 the AED Strostoeis generated 521 a Äuagang which the gate opens and causes ₉ that is the zone flip-flop set or rückgeatellt · 43, and depending on the Druckaonenblta ^ in the expensive ° calibrate stored aind® Further, the 2or 43 performs the ^ expensive-

"bita about head-of-form 'and line feed into the paper feed control circuits 500 ©

The feed control circuits 300 are shown in FIGS. 3c and 3d and they are around those circuit elements which are provided with a section of the number 300. In the course of the above description of the input circuit @ 200, all functions of the circuits 300, with the exception of those ₉ di @ aich relate to the tabulation input process, have been described. A summary of the implementation and operation of the feed control circuits 300 is given, followed by a detailed discussion of those portions of the circuits 300 associated with the tab input function.

The primary elements of the circuits 300 are the feed line address counters 301 and 301, the decoding circuit 303, as well as the feed group address counter 309 and the decoding circuit 311.The three-part binary counter generates eight special combinations of output signals, each of which causes a different one of the eight output lines 304 the decoding circuit a 303 is energized. The counter 301 is foilgesehaltet by any positive signal by one count upwards _f that is from the OR circuit 305 from either the 230 or the MD ^ erzb'gerungaatromkreis circuit 339 presented,

909823/1054

IIII! !! IH !!!! I!

- 39 -

• ·

the latter during the tabulation process according to the following description comes into effect. The counter 301 is by a. Output from AND circuit 307 0, which occurred when the Sores 204 was working Fading in a CR signal is generated.

A carry output from counter 301 indicates that all eight character locations of a memory group are filled. This output causes zed AND circuit 317 transmits a pulse, provided that the output of the AND circuit 343 is negative, via the OB circuit 315 continues switch to the Zuführgruppenadressenzähler 309 to the _v next count. The carry output also resets the flip-flop 333 via the OR circuit 335 and changes the output state of the - ^ back zone flip-flop 256. This latter process occurs as follows: If the flip-flop 256 is in its is reset state, the AND circuit 262 is partially enabled or conditioned and the AND circuit 260 is disabled. At this point, if the carry output appears, the carriage return flip-flop 266 is in its reset state and the AND circuit 262 produces an output that causes the OE circuit 258 to set the flip-flop 266, whereby a ^ atenbit for the print zone 1 is generated, which is to be included in the control character. When the flip-flop uftretens of the carry output, while the flip-flop is 256 at the time of ^A 266 in its reset state is set, the AND Stromkrei 260 generates an output reset to reset the flip-flop 256 and a "^ atenbit for print zone 2 to be included in the control character. If it is thus assumed that the flip-flop 266 remains in its reset state for the carriage return, every carry output from counter 301 becomes the initial state of the print zone - Flip-flop 256 reversed, of course

909823/1054

- 40 -

if, as explained above, the flip-flop 256 responds is set to a CR signal, the print zone flip-flop 256 forced to the set state and any carry output that was activated before the Flip-flop 266 is generated has no effect on the print zone flip-flop 256.

The counter 309 has a six counts comprehensive circuit for sequentially energizing the six Adressenleltungen 312. After the 5- ^A usgangsleitung 312 is positive, the AND Stroinkreis 313 is activated by the next counter input pulse to the counter 309 to reset to 0. The counter 309 is switched by the output of the AND circuit 317 by a count fof which, in response to each carry pulse from the counter 301 that occurs, goes positive, as described above, if the output of the AND circuit 343 is negative is. The counter 309 is also incremented by one count upon response to each output from the AND circuit. 321, which is activated every time the flow of input data characters is interrupted by one or more format control characters CE, LF or FF. The counter 309 is also incremented by one count by each output from the AND circuit 341, which output occurs during the write check sequence described above.

A tab feed process is triggered by fading in a TAB output from ^the circuit 202 through the gate 204, if this is not prevented by the AND circuit 239 in the write state. This superimposed output signal sets the flip-flop 329, which in turn throws the AND circuits 339 and 343; power. Immediately thereafter, the AND circuit 339 provides an output pulse during each of the following auxiliary time intervals T2 to T7. Each of these pulses advances the feed character address counter 301 by one count. From-

909023/10 5 Λ

- 41 -

outputs from the counter 301 are transmitted to the Input of a pre-connected or pre-wired tabulator selection printer or pawl 357 transferred. Furthermore, this device receives an input via line 257 from the set output of print zone flip-flop 256.

The pre-wired tab select jack 357 includes a socket 355 with eight input contact connections 355a, distributed along its lower wall, and with four output contact terminals 355b extending along its upper Wall are distributed. The jack plug 357 is in the Socket 355 inserted and has a ^ etz contacts, those with the input contacts and output contacts of the Fitting 355 together, the plug is pre-wired, to connect four selected input contacts to the four output contacts. The four selected input contacts designate a given one of the sixteen print hammers in the form of a particular character address in a selected T Pressure zone. As shown in Fig. 3d, the plug 357 determines the pressure hammer 10, since it is the right contact 355b 'with the input contact representing pressure zone 2 355a connects and the other three output contacts with connects the input contacts representing a binary count of 2 in the feed character address counter 301.

An AND circuit 353 istan the four output contacts connected and produces an output signal for resetting the flip-flop 329 tab _f if all four selected inputs are positive. Thus, after setting the flip-flop 329 by a TAB signal, the AND circuit 339 begins to insert a series of timer pulses in order to incrementally increment the counter 301. When the counter 301 reaches the address specified by the plug 357, the AND circuit 353 resets the flip-flop 329 to complete the outputs of the AND circuit 339, the counter 301 being at that of the plug 357 -

0-9 823/1054

·· - ·
• · · ··
* • β ··· ·· Β ■ * · ·· • β ·· ■ 1 Ρ02956

λ η

requested address is left. Hence the next one received input data characters are shown in the data memory at the specified character address and then printed by the hammer 10. Therefore, the tab input circuits operate to provide a follow up from input data characters that immediately after a TAB control character is received and, starting with the specified pre-wired data position, is printed out regardless of where the printing of the previous data characters left off.

When all six timer pulses T2 to T7 from the MD circuit 339 has been superimposed and an output from AETD circuit 353 has not yet been generated is, the flip-flop 329 remains set and timer pulses begin / ^ d at T2 of the next secondary time cycle are displayed to drive the counter 301. If on during the counter drive process Carry output is generated, it operates in the normal way Know the state of the print zone flip-flop 256 reverse and the write group address counter 309 to continue counting. However, in the situation in which the TAB input is received immediately after one or more of the format control characters TE, LF or FF, the AND circuit 343 to the effect that AND circuit 317 to block and any carry output from counter 301-, the is generated during the TAB input process, switches the Counter 309 does not continue, but reverses the state of the print zone flip-flop 256 as usual. This is done in order to save memory space in the memory matrix 351. There the flip-flop 331 was in its set state when the TAB signal was received, this means that no data characters after the last received format control character have been received. Since the last format control character received, the counter 309 is incremented has to set a new storage group appeared

909823/1054

- 43 - -

the TAB input character obviously at a point in time for which no data of the new group has yet been saved have been. The possibility that the carry output from Counter 301 increments counter 301 again, would only result in "wasting a memory group. Therefore · ■ the AND circuit 343 and the inverter 319 prevent a such premature closing of the group and the only effect of the carry-over exit is the exit of the print zone flip-flop to 356 and to reset the flip-flop 333.

At any point in time at which a data character is fed into the eighth memory location of a memory group assigned to the printing zone 2, the next received data character must be fed into a new memory group, which is accompanied by a control character in the memory matrix 41 which indicates the advance of the document 14 calls for at least one line spacing. This condition is necessary to prevent overprinting. The only A _usna i _{1 n] e} ^ this egel applies if it is desired to add certain additional special characters, such as underlining or accented characters to a line already printed data. In this situation, this particular character goes on ^and tromkreis 202 immediately by a carriage return ahead, but unaccompanied by any LF character. In all situations with the exception of the situation just mentioned, the circuits according to the invention automatically add a line feed command to the control character which is assigned to the data immediately following data which is assigned to printing by the print hammer 16, provided that the required LF command is not supplemented by one or more LF format control characters that are received at the input in the usual way. This automatic line progression of the embodiment described is particularly necessary in order to avoid overprinting in the system.

3/1054

β -
·· · • β β β β β
ββ ββ β α ··· ·
* « • "'
. ··· 802956 β «
ββ 1

AA

prevent if she works in the cover letter method, because, as already described, the system at such times externally supplied LP control cells ignored.

Allocation of a data character from memory 30 for subsequent printing by hammer 16 is determined by the occurrence of an output from AND circuit 262 which sets printing sun flip-flop 256. This output is also used to control the overflow flip -Flop 280, thereby making AND circuit 290 partially effective. Should the other input to AND circuit 290 go positive before flip-flop 280 is reset, OR circuit 292 acts to trigger one-leg multivibrarbor 293 to cause a count of 'i in line feed counter 294. This ensures that the requisite line-feed command is present in the ^u expensive sign, that is associated with the next received data characters. If the system is in the write state, the fading in of the next received (or internally generated) data character causes an output from the OR circuit 228 to occur, this output making the AND circuit 284 active and activating the AND circuit 290 to activate the To trigger incrementation of the counter 294. Immediately thereafter, there is an output on the delay circuit 349 "to fade in the fire signal including the line feed bit, in the memory 41 and to reset the flip-flop 280 via the OE circuit 278. ■

If the system is not in the write status, makes a positive signal on the DATA output from circuit 202 and AND circuit 290 through the OE circuit 286 is effective to cause the line feed bit to occur. However, if before receiving the data character a CI character is received (when performing the above Underlining or accenting process)., AND circuit 276 produces an output which corresponds to the

9823/105

• »■ ■. ■: ♦ ■: ν * · ■ · · ·· ^::

Flip-flop 280 is reset to prevent generation of the line header bit. In the same W _e i _se, the AND circuit 274 supplies when the LF-format control characters before, the sponsor character is received, an output that the flip-flop resets 280, to prevent the then compiled control characters a character feed too many calls.

Reading control circuits 400

The reading control circuits 400 are shown in FIGS. 3a and 3b and they all comprise circuit elements which are provided with reference numbers in the series 400. Two of the basic ^ tromkreiselemente are Ablesezeichenadressenzähler-401 and ^D 407. Ablesegruppenadressenzähler he counter 401 actuates a ^ ecodierstromkreis 405 which produces a positive signal on one of eight output lines 406 for each particular combination of binary outputs of the counter four hundred and first A delay circuit 403 generates an output signal after every T15 time interval, causing the counter 401 to be incremented by one count. D _e r counter 401 is reset by each sign "pulse to 0, the enwandler of the Zeichenmak ^ 12a is generated. Each time the counter 401 switches from a fully positive to a fully netativen output, a carry signal is generated and fed to a time circuit 101, where it rt to ⁱ⁴ and manner is used as · above in connection with FIG. has been described. The output lines 406 of the decoder circuit 405 are used to address a character for reading from the memory array 31 and to contidion the individual hammer driver circuits 20 for actuation. Furthermore, the O output line 406 is used in the character placement generator 150 in the manner previously described.

The read group character counter 407 is incremented by each of

909823/1054

Af W Ψ 9 ψ WVWV. VVVV ".

an AND circuit 417 is incremented. The deodorant circuit 411 receives the output of counter 407 and generates a positive signal on one of six output lines 412 for each different one ■ Output combination. Address the output line en 412 the different groups for reading from the - ^ data storage: matrix 31 and address the various characters for reading from the control memory matrix 41. Furthermore, the signals on the output lines as described above 412 from the comparison device 244 Implementation of the cover letter check sequence used. Am AND circuit 409 receives inputs from AND circuits 417 and from the 5 output line 412 for a signal to reset of the counter 407 to zero. '

Checks each auxiliary time cycle at time interval T10 AND circuit 433 reads the write bit location of register 32 to determine whether a data character is in the Character storage of the memory matrix 31 is present, which is then addressed by lines 406 and 412 will. When a character is present, the AND circuit 433 produces an output pulse which is a signal flip ΪΙορ 435 sets. The set output of flip-flop 435 conditions AND circuit 441 to enable that the comparison device 22 carries out a pressure comparison by leads, during the following time interval T12, a three-position binary counter 415 back to 0 ^ is set, an AND circuit 421 (via the inverter 423) is made ineffective, in order to increment the counter 415 and a standby timer circuit 413 is reset. At the following time interval T15 the flip-flop 435 is reset. This process initiates the operation of the timer circuit 413, leads to the Disabling AND circuit 441 to disable comparator 22 and to condition the AND circuit 421 to enable the counter 415 to be incremented. ·

909823/1054

• ·
* t I.
I.
1··" ( ··· ·· ··· ·· ··· • • · ··

The counter 114 is preceded by one count up at the time interval T11 of each auxiliary time cycle when the flip-flop 435 is reset and the pressure flip-flop 419 is set. The counter 415 thus performs the function of the display when eight successive secondary time _{cycles (a full main time cycle) have elapsed without a} data character being detected in the addressed group of the memory matrix 31. Since a different character position in the group has been checked during each secondary time cycle, a carry output of the counter 415 indicates that the memory group is empty and causes the AND circuit 417 to generate an * output pulse to advance the reading group address counter 407 to the next group, - ^ note that the AND- Circuit 417 cannot produce this output unless the output of comparator 244 (FIG. 3c) is negative. This prevents the counter 407 from incrementing if the storage group addressed for reading is the same saliva group which is addressed for writing. This prevents the reading circuits from getting in front of the feed circuits.

The flip-flop 419 performs the basic Ableseüberwachung sfunktion from _r by it when it is in its reset state, the AND circuits 431, are rendered ineffective 421 and 23, so that any stepping the counter 415 is prevented and any reading process as well as the generation of any - ^ actuation pulse or * 'your pulse is prevented by the comparison device 22. The flip-flop 419 is reset by the output of the AND circuit .417, which, as just described, indicates that all data of a memory group have been printed out and causes the next memory group and its associated control characters to be stored in the control memory 41 can be addressed. D _e r printing operation can not be resumed until an output of an AND circuit 425 produces to the flip-flop 419 einzu-

909823/1054

- 48 -

place. This cannot occur until a positive one Signal on input line 514 appears. One such signal on line 514 from the paper advance controller 500 comes, indicates that all format control operations, which are required by the newly addressed control characters have been executed.

When line 514 goes positive it triggers a bullet multivibrator 427 * which causes the output of an inverter circuit 429 to go negative. The AND circuit 425 thus cannot produce its output until the first character pulse CP occurs after the timer output of the bullet multivibrator 427. The bullet multivibrator 427 thus creates enough delay so that the switches in the print zone gates 18a and 18b can be set and the paper can be set, whereby it is further ensured that at the beginning of the next print cycle, the counter 401 is in its 0- State is so that the storage group assignment to the first. Character of the group is initiated.
- After each fade-in of a fire pulse to the hammer driver circuits from the comparison device 22, the data characters stored in register 32 are printed. ^l The I "your pulse is transmitted to a flip-flop 439, whereupon the AND-circuit is made 437 ineffective. When the next TH-time interval occurs, therefore, the AND circuit generates 437 no Aisgangsimpuls and the printed character is not in the memory 31 is returned so that the character storage location is left blank.

If a long period of time, for example 30 seconds, elapses without any signal bits in the register ' 32 are established, it is assumed that all Data in the memory 31 are printed and no new ones Data has been received. The standby exit that generated by the timer circuit 413 at this time is used to switch off the belt motor, "

909823/1054

ig

to wear and tear on the high speed moving mat to reduce mechanical elements of the system.

Paper feed control 500

The circuit elements of the paper advance controller 500 are in Pig. 5b reproduced and indicated by the ^ tromkieisblocks, which are provided with reference numerals of the series 500. When the flip-flop 419 is reset to terminate a D _ru ckkreislauf its reset output line 420 goes positive and initiates a procedure of a hammer delay timer circuit 523rd After a predetermined delay, the output of the timer circuit 523 is effective to reset a flip-flop 519, after which the ANO circuit 521 is made effective via an OR circuit 522 to the ^ control memory output register 42 during each time interval T9 for the presence of a signal bit. If a signal bit is found, an output is generated from AND circuit 521 to set flip-flop 519, whereupon inverter circuit 447 disables AND circuit 445 to prevent any further reading of the control memory. The output of AND circuit 521 is also used to activate gate 43 and the print zone, head-of-form and line feed bits from the control character in """register 42 to flip-flops 44 and 515 or to be transmitted to the counter 513. The OR circuit 522 fulfills a "lock-back ^u - | Function to hold AND circuit 521 ^{positive for the full duration, 1,} of time interval T9. Supplying the zone flip-flop 44 with the new back zone control data causes activation of a different one of the gates 18a and 18b in most cases. The requirement for hammer delay timer circuit 523 can thus be seen as. this gives time so that the last data character of the previous memory group can be printed before the state of the switches in gates 18a and 18b close

909823/1054

begins to change, specifically in response to the control character, which is assigned to the new ^ö peichergruppe.

The output of AND circuit 521 will continue to be used to set a "now paper feed" flip-flop 520 which partially does the AND circuit 516 effective to determine the end of the paper advance to enable when a paper feed is available. At the first time interval T10 after activation of the Gate 43, and if no 2 more "partial feed is required, the AND circuit 516 becomes an output which sets the flip-flop 518. The set output line 514 'goes positive, so that the time delay of the SSMV 427 is initiated, which subsequently leads to a setting of the pressure flip-flop 419 as described above and a reset of the flip-flop 520, to "disable" any further output from AND circuit 516 until after the next control character has been read.

As soon as the print flop 419 is set (at initiate this pressure cycle), the output of an inverter 4.43 goes positive and resets the flip-flop 518. The set output line 514 of this flip-flop goes negative and prevents subsequent setting of flip-flop 419 until an output is through the AND circuit 516 is generated, which indicates that all paper feed operations required by the next control character, have been executed. Two cases must be considered, the first of which is the case in which the Control character does not require paper advance, and from because the second is the case in which a paper feed is required.

1. In the case in which the control character is no Contains linefeed data, the gate output lines 43a and 43b remain negative when the gate 43 is at the time interval T9 opens and the flip-flop 515 remains in its reset state and the counter 513

909823/1054

1 * 02956

remains at O. Thus, the output from the OR circuit is 511 negative and does not cause any actuation of the ■ feed device, and, when .AND circuit 516 tests the output of inverter 512 at time interval 110, an output is generated to set the flip-flop 518. This causes output line 514 to go positive to the next To enable a new pressure cycle to be started.

2. In the case where the control character is line feed requires action, a positive signal is placed either on line 43a or on one or more of the Lines 43b displayed to set the flip-flop 515, or to enter a count in the counter 513. In In this case, the output of the OE circuit 511 goes positive and at the time interval Ϊ10 immediately after the opening of the Gate 43, the AiD circuit 516 does not go positive and that. Flip-flop 518 remains in its reset state so that printing is suppressed.

A positive output from OR circuit 511 causes the paper feed controller 501 begins advancing the document 14. A common type of format controller, which is included in the feed control generates a positive pulse on a line 509 every time when the document 14 is advanced one line spacing and it generates a positive pulse on one Line 507 when the document 14 is advanced to the first print line of the next form or form has been.

As discussed above in connection with the input circuits 200, the head-of-form and line feed bits are mutually exclusive, that is, if gate 43 is positive on line 43a, then all lines 43b must be negative, if any of lines 43b is positive, line 43a must be negative. When the flip-flop 515 is set by the ¹ Or 43, the OR circuit 511 energizes the feed control device.

909823/105

- 52 -

1P02956

direction 501 and the document is moved forward until the head of the next form is reached. At this time, the signal on line 507 sets flip-flop 515 back, causing the OR circuit 511 goes negative to end the feed process. At the time- ' Interval T10 after the end of the advance, the AtID circuit 516 generates an output for setting the flip-flop 518 to allow the return cycle to begin.

When gate 43 introduces a count into counter 515, the output of the OR circuit is positive. initiate the feed, and every time the document 14 is advanced one line spacing, the output on line 509 decreases the count to the counter 513 by 1 or by one count, if the counter 513 reaches "0", the feed has been carried out by the required number of lines and the output of the OR circuit 511 is negative whereby the advance is terminated and the AND circuit 516 is conditioned to subsequently create a pressure circuit to trigger.

Arrival of the document 14 at the head of the next form sheet is determined as an unconditional request to stop the paper feed, accordingly the occurrence of a form header signal on the line 507 the counter 513 is reset to 0 (whereby the flip-flop 515 according to B is reset _eS chreibung), thereby causing the document holding 14 and the aND-power 'is made effective circular 516th

Normal working condition

In the following description is brief the consequence _; summarized by operations that. is carried out when the system is operating in its normal operating condition, with the various sub-operations already described in detail above. For the following description, reference is made to Fig. 3a to 3d are referred to.

909823/10 5 Λ

"M ¹¹ IIBIiIII ¹ _II;! Ϊ́ '' l-lilHIllliliillllälllKI iiPliPH

• · β

• s s j

-53 -

1P02956

It is assumed that the following data block is received at the data input: CE, IF, LF, D, D, D, D, D, D, D, D, D, D, D, D, D, D, D. This message requires a Carriage return and double line feed, followed by one line should be printed with 15 data characters. The symbols D mean either data characters or spaces.

SotaLd received the CR character from circuit 202 and is decoded, the CR line goes positive and at the following time interval T1 the gate 204 transmits a positive Signal to OR circuit 232 and to MD circuits 307, 264 and 276. AND circuits 307, 264 and 276 have already been made partially effective because the system does not work in the write-over mode (the Reset output of flip-flop 240 is positive). Therefore, the faded in CR signal causes the AND circuit 307 resets the feed character address counter to 0, the MD circuit 264 resets the carriage return flip-flop 266 sets and the AND circuit 276 the overflow flip-flop 280 resets (if not already in its reset state). Setting the Flip-flops 266 forces the print zone flip-flop 256 into its set state, indicating that the next received data character is to be printed in print zone 1.

Activation of the OR circuit 232 performs for adjusting the groups of flip-flop 331 to reset the flip-flop 333 and setting the flip-flop 254. D _as setting the flip-rFlop 331 leads to ^ riggers of the input '"' shot multivibrator 345 to increment the feed line group counter 309 by one count so that the next memory group is made effective for receiving data characters the next output of the OR circuit 228 is generated.

909823/105

1 «02956

Setting the flip-flop 254 creates the AND circuit 252 partially enabled so that it is prepared to trigger a write verify operation when the DATA output line of circuit 202 goes positive the next time. . ■

The first LF character causes the LF output line goes positive, whereupon gate 204 is caused to signal the OR circuit at the next time interval T1 and to supply AND circuits 291 and 274. The one triggered in this way Output of the OR circuit 232 has no effect, since the flip-flops 331, 333 and 254 are already in their set state, reset state and set, respectively Condition are. The AND circuit 291 generates an output signal, which triggers the bullet multi-junction vibrator 293 and advances line feed counter 294 by one count. The AND circuit 274 produces an output that is ineffective is because flip-flop 280 is already in its reset state.

The second LF character causes generation of the same Series of signals as just mentioned, the result being that AND circuit 291 denotes the Bullet vibrator 293 triggers to counter 294 to increment a count of 2.

When the first DATA signal is received on circuit 202, the DATA output line goes positive and AND circuit 214 is energized, so that at the subsequent time interval T1, gate 206 is opened to display the data character in parallel with the first character storage location of the newly addressed To lead storage group. Furthermore, the OR circuit 228 generates an output to cause the 3 character to be fed into the matrix and to reset the flip-flop 331, set the flip-flop 333 and make the AND circuit 284 partially effective Flip-flop 331 prepares this for ^x rigging

of the next feed group counter increment pulse

909823/1054

φ <
¹ * · «
• ·
• · )
I.
> φ φ
ΦΦ
φ
) φ ΦΦ ΦΦ φ φ • ΦΦ φ Φ Φ
Φ Φ I I Φ Φ ΦΦΦ ΦΦ ΦΦ ΦΦ

Response to the next format control character received before. The setting of the flip-flop 535 triggers the shot multivibrator 347 to generate a pulse which, after a slight delay, opens gate 242 to allow the To transmit format control characters to the memory 41, and which takes effect after a further delay, the Reset line counter 294 and flip-flops 272, 266 and 280.

The control character transmitted by gate 242 is 1100010. The first (left) bit of this character is a Signal bit, the second two bits show the - ^ back zone on, the fourth bit indicates that there is no line feed to the Head of a form is required, and the last three bits indicate a line feed count of 2. This Character is in the matrix 41 at a ^ calibration storage position which corresponds to the newly addressed memory group in the matrix 31 (set if the Counter 309 »when responding to the previously received CR character was advanced}.

The sequence of operations described above began with the activation of the AND circuit 214 during the Time interval Tj. Daa occurrence of the subsequent "feed" signal from the OE circuit 228 and the fade signal of the delay circuit 349 takes place during the same time interval TT, at the time and control characters in their respective memory locations. The subsequent T2 time pulse causes the AND circuit the write flip-flop 240 sets, and it energizes the AND circuit 341 to the feeder group address counter to increment an increment to the write verification cycle initiate. The following T3 to T7-3 signals cause the counter 309 and 309 to be incremented in a similar manner during one of the final four intervals T4 through T7 (assuming cover-letter operation is not required is) is entered from the comparison device 244

9098237

Output, whereupon AND circuit 246 produces an output is generated to reset flip-flops 240 and 254, thereby terminating the view bea check sequence. After this sequence has ended, the counter will of course be leave it in the state it was in before the test cycle took. .

The next seven data characters em-. are caught via gate 206 to the remaining ones win ^ calibration storage locations in the addressed storage group. The display of the seventh character of this Data character causes the counter 301st from its complete 1 state to its complete 0 state 'passes, whereupon a carry output is generated. This carry output activates the AlD circuit 317 to to cause the feeder group address counter 309 the next memory group addressed, the flip-flop .333 resets and the pressure flip-flop 256 in its reset State switches, which is representative for pressure zone 2.

When the next data character & comes along (the ninth Data character in the 15th character string is received) it is faded in through the gate 206 into the matrix 31 at the first character position of the newly opened memory group, and the output of the OR circuit 228 represents the flip-flop a, whereupon the ^ Or 242 is opened to the control character 1010000 to be transferred to the memory 41. The first 1 in this symbol is a signal bit and the other 1 shows the ^ back zone 2. No format control processes are required.

The remaining six data characters in the sequence will be successively led to character storage locations 2 to 7 in the addressed storage group.

So far only concerned the description of the mode of operation the supply of data characters and control characters. All of these work processes are timed by time signals' Ti to T7 controlled and thus occur during the first half of the

009823/1054

"■■■ "'-"" ■ ■' ■■ '■: ■ ■ -' ■■■■■ '.-Fl! ""'5111! IEi: E! ÄS! «B !!! | pp!;:! ISB !! iii'H | s»! Iiii! Ii! I! Ssi; «^ Sgw! ): - ■■ ϊΐιΐίΐιβ ι ■ · Vi ■ ■ "τ ■ ψ-— ■ 'j - · ς ·! ·; ::: · ■" ■■■ ■ ■. -! ■■■ ■ "■": "! <[ -.'- ι-,

generated secondary time cycles. During the second Halves, i.e. during the time intervals T8 to T15 each of the secondary time cycles of the Alaleaestöuerstromkreis 400 effective, the crutches of the stored - ^ aten I. to evoke. However, before the read control circuits 400 can take effect, the required format controls must be performed are executed.

It is remembered that during the time interval T1, in which the first received data character is in the Memory has been faded in or entered, gate 242 was also effective to enter the control character 1100010 in the memory 41. During the following time interval T8 (assuming that no data characters other than I. the character just entered are present in memory 31) the AND circuit 445 produces an output which The control character just entered is transferred to register 42. At the time interval T9, the MD circuit 521 is activated, whereby the flip-flops 519 and 52O set The output of AND circuit 521 continues to open gate 43, thereby setting zone flip-flop 44 . and a count of 2 is broadside entered into the counter 513. This causes, that the output of the OR circuit 511 goes positive, whereupon the ^ paper feed control 501 the feed of the Document 14 begins.

After the paper 14 is advanced two line spaces has been, the counter 513 reaches the ^ division 0 and the output of the OR circuit 511 goes negative. the activate the first TiO signals that appear afterwards the AND circuit 516, whereupon the flip-flop 518 is set becomes and output line 514 goes positive. This positive signal resets the flip-flop 520 and offers after the input multivibrator 427 becomes effective positive inputs for the lower two inputs of the AND circuits 425. When the next character pulse occurs

909823/1054

occurs, the AND circuit 425 provides an output, which sets the pressure flip-flop 419 and resets the flip-flap 518 via the inverter 443.

At time interval T9 after setting the flip-flop 419 causes -AND circuit 431 that the first received data character is transferred to register 32. At the time interval TIO, the AND circuit 433 sets the flip-flop 435 on, whereupon the AND circuit 441 is made partially effective. At the time interval .T 1.2, the AND circuit 441 the comparison device 22 and the data character is compared with the character, which then just got into alignment with print hammer 1. When the two. Characters are the same is used by the comparison facility 22 generates an output and faded in via the AND circuit 23 to cause the Hammer driver circuit associated with hammer 1 prints the character. If the two characters are not the same AND circuit 437 takes effect at time interval T14 with the data character in its position in the Matrix 31 attributed.

The AND circuit 403 switches at the time interval T15 advances the read character address counter 401 by one count so that the second data character in the memory group is addressed. At the following time interval T9. causes the AND circuit 431 that the character in the register 32 is entered and compares to the time interval T12 the comparison device 22 the character with the character just coming into alignment with the ruckhammer 2. In turn generated when the comparison device 22 has an output the AND circuit 23 generates an actuation pulse which in this case causes the hammer 2 associated with it Hammer driver circuit will print the sign. When the comparator 22 does not provide an output, the AND circuit 437 takes effect at the time interval T14 to Return data characters to their position in memory,

909823/105

- 59 -

and at time interval T15, AND circuit 403 switches the address counter 401 continues, so that the third character in the group and the one assigned to hammer 3 is addressed Hammer driver circuit is made effective upon response to an output from comparator 22 to work.

The eight characters in the group are thus addressed in succession and compared with the characters on the printing tape 10 until all characters in the memory group have been printed out. As described above, this condition is determined to be 4r when the counter 415 produces a carry output indicating that all eight character locations of the memory group have been checked and no signal bits are found, provided that the comparator 244 shows that all ^ parts are filled or occupied. The carry output of the counter 415 makes the AND circuit 417 effective, so that a signal is generated which advances the read group address counter 407 by one count and resets the print flip-flop 419. This action activates line 420 and initiates hammer delay timer 523. After the elapse of this _he V delay time the flip-flop is reset 519, after which the AND-circuit is conditioned 521 to search during the next time interval T9 for the presence of the control character, which is assigned to the memory group which then adressiei from the counter 407 is.

In the example described, the control character now in register 42 is 101000. To the time interval T9, AND circuit 521 produces its output, the the flip-flops 519 and 520 sets and the gate 43 opens, whereupon the zone flip-flop 44 in its reset State is switched, which indicates that the next printing process is to take place in print zone 2. Since the lines 43a and 43b with the new control characters

90 9 82 3/1 0 5

· * ·.
• · ·
• *. * * · • . * e *. ·. • » ... ·· 1 802956

does not go positive / go, the output of the OR circuit remains 511 negative and no feed is initiated. At the time interval T10, the AND circuit 516 generates an output gear which sets flip-flop 518 causing line 514 to go positive. This will make the. AND circuit 425 made effective to break the ^ ruck-Pldip-Flop-419 after the delay, discontinue that of the Bullet Mult! vibrator 427 is caused. As described above, this delay period enables the switches in of zone 2 set the gate 18b before pressing is allowed to begin.

After setting the flip-flop 419, the newly addressed memory group is scanned in succession, starting with character position 1, through the reading control circuits 400 as described above, and the last seven data characters will be. in the Zone 2 printed by hammers 9 to 15 to this data- ' line to complete.

If the covering of previously stored characters is completed in one of the zones before the following data characters are received, the AND circuit 417 receives a negative ^ input from the comparator 244 via the inverter 248, since the same (group) address for supplying Data in the memory 51 and for reading data from the memory 31 is used. D _aa pressure flip-flop 41f? cannot be reset and the print cycles continue, expecting data to be received for printing in the relevant print zone.

Working in the cover letter state

In the above description, it was stated that when the write test circuit from the AND circuit 252 when responding to receipt of the first atenzeichen after a format control character was introduced, it was determined that the need for "cover letter" is not present and dafl, write flip-flop 240 was in its reset Returned to the state at the end of the cycle.

90 98.23 / 1 05 Λ

Ι ¹ ":: !! ¹ - !:« '!!! "!: -! ¹¹ !: ¹ ! ''! »I ' " 5-InVi ⁵¹ WWtSW ¹ '"- *! *! ! '«: If (PI! Ϊ́!"J'ir':">. • *
···· · ··· • · ¹ V ■ ',', .. '. I'','..-;:.! -! -. ',.-''-'!.! "-: !!:.
·· ·· - · I · ··· ·· 1 ·· ·· 802956

- -61 -

However, if it has been determined that rewriting is required, that is, that fewer than two memory groups are available in matrix 31 for receiving input characters, flip-flop 240 will remain in its set state upon completion of the test cycle. This means that the MD circuit 236 is partially disabled ¹ and that the AND circuits 307, 337, 321, 264, 268, 291, 274 and 276 are disabled. If the system is in this state and it is assumed that the same sequence of 15 data characters is presented at the input, the operation of the input circuits 200 and the write control circuits 300 is as follows:

The 15 data characters are entered into memory 30 in exactly the same manner as described above. If, however, the next format control characters, assuming that they are, for example, CR or LF characters, are present at the input in order to build up the next print line, the following occurs: The CE signal inserted by gate 204 at time interval TI sets the character address counter 301. does not return, since the AND circuit 307 is disabled, and it is further prevented from setting the flip-flop 266 or resetting the flip-flop 280. D _e r output which is caused by the OE circuit 232, the flip-flops 331 and 254, sets the flip-flop 333, however, not .back ^ since the AND-circuit is ineffective 337th

The output of the OB circuit 232 activates the AND circuit 236 and sets the flip-flop 266, whereupon the character generator 2S4 enters the code of the special character into the register 212. Thereafter, 216 of the AND circuit generates an output to the time interval T1, to open the gate 210 to transmit the Anschreibezeichen in the eighth character position of the addressed memory group (the first seven Zeichenstellun | ⁿ of the group of the last seven digits of the previously received Line of ^ aten taken).

909823/105 4

The output of AND circuit 216 continues to assert OR circuit 228 to apply the "Introductory ^" signal to the Enter the reference character in the matrix 31 to enter, reset flip-flop 331, set flip-flop 333 and make AND circuit 284 effective, to trigger the establishment of a line feed control character in the event that the flip-flop 280 is in its the set state. The Output of the OR circuit 228 after the delay caused by the delay circuit 230 the characters address counter 301 advances one count and sets the Flip-flop 226 back. In the example described, by this incrementation of the counter 301, the counter is switched from the count 7 to a count 0, so that the Appearance of a carry output. This carry output switches the group address counter

309, resets flip-flop 333 and reverses the State of the print zone flip-flop 256 um and causes this switches back to its set state, which indicates pressure zone 1.

When the flip-flop 256 switches, the AND circuit generates 262 a signal which sets the overflow flip-flop when the next input character LF is received is, the ^ R circuit 232 in turn triggers the character generator and another special character is entered, this time in the first character position of the newly addressed storage group. In addition, flip-flop 254 is set to run the write call circuits to make it effective when responding to receiving the next: To go through a further write test cycle.

When the second A _na chreibezeicheh is entered into the memory, the output of the OR circuit 228, the flip-flop 333 and thereby triggers the Einschußmulti-

9823/1054

■ '■' ■ ^ ^{1 '11 | 11;: ΙΙ} ! ^! ! '!' - ¹¹¹¹ If ¹ '"'» '^ !!!!! »' liliilllBliil

• Φ β ··

• β ··· ·

- 63 -

vibrator 347. The same output pulse OR circuit continues to activate AND circuit 284, which in turn activates AND circuit 290, with the flip-flop 280 is in its set state. The output from AND circuit 290 triggers the bullet multivibrator 293 and the line feed counter 294 is incremented by a count of one.

Immediately thereafter, the pulse is of Einschußmultivibrator 347, ^v erzögerungsstromkreis 349 and opens the gate 242. In this way, a control character is input 1100100 in the control matrix 41 to the character position corresponding to the newly addressed storage group. Immediately thereafter, the delay circuit 351 causes the counter 294 to be reset to 0 and the flip-flop 280 to be reset.

The next seven consecutive input characters are regardless of whether they are -data characters or Format control characters are (assuming that the system ' continues to work in the cover letter state) in the remaining seven ^ eicheristellc: .i of the addressed storage group entered. Thereafter, the counter 301 generates a carry output for setting the next memory group and after this group is filled by the next eight input characters, the overflow flip-flop 280 causes again, including an automatic line feed bit into the control character for the following storage group.

Read control circuits 400 and paper advance control 500 operate in exactly the same manner as described above to cause the characters stored in memory 30 to be printed. However, the just summarized reproduced operation of the input circuits and the Zuführsteuerstromkreise during operation of the plant in Anschreibe state occurs to result printing the D _a ten always in full lines with sixteen

ORIGINAL INSPECTED

Characters (spaces are available as characters in this Context includes), each omitted format control process in the print line by the special letter symbol is indicated.

Therefore, when the system is operating in the write state, the only line feeds that are executed are. those necessary to prevent overwriting or overprinting, and, ¹ since the data is printed in full lines of sixteen characters between linefeeds, the average print speed is markedly higher than the average print speed.

k increased speed. This has the effect that the jam of unprinted characters in the memory 30 is reduced, so that the critical buffer situation or memory situation is eliminated in a short time.

When this is done, the write flip-flop becomes 240 in turn returned to its reset state, namely at the end of the letter checking cycle, and the system is enabled to resume its normal operation. .

If a TAB input character occurs while the attachment operates normally as described above, the following occurs: The TAB output line from the circuit 202 goes positive and the gate 204 generates an output

^. output pulse at the subsequent time interval T1, which sets the TAB flip-flop 329 via the AHD circuit 239. This causes the AHD circuit 339 to generate a train of output pulses which increment the feed character address counter 301 one count at a time until it comes to a count representing the tab position prewired into plug 357. When the Tabulatorzählung is reached, the AND circuit 353 generates an ^output Output, which resets the flip-flop 329, and ends the TAB address operation. As a result of this process, a sequence of spaces is entered into the memory 30, which sioh νο, η the position after the last entered data

8.23 / 105

65 -

Extend the characters to the ^ division just before the corresponding tabulation. While the plant is operating normally, this leads to the usual ^A rt of Tabulierformat. However, if the system is operating in the write state, the '^' AB operation is ignored and the AND circuits 239 prevent entry into the TAB-Plip-Plop 329. A special symbol is stored in memory 30 for each in this way ignored TAB characters entered. Then the AND circuit 237 "activated by the output of the inverter 234" generates an output via the OR circuit 241 in order to set the Ϊϋρ-flop 226 and to trigger the entry of the particular symbol from the generator 224 into the memory matrix 31 .

909823/1054

Claims (19)

- 66 -. Claims 1802956 1. Data processing system with a device for Printing of bats in a ^ eId along a predetermined length a - ^ on drawing medium, a device for Save the data to be printed along the field, and with a device for reading data from the storage device, characterized by a device for scanning a segment of the data storage device, which is larger than one character, a device for actuating the segment of the rear device according to the scanned segment of the ^ data storage device to the scanned data along a segment of the field print, and by some device soft scanning the scanning device prevents any other segment of the data storage device until the data in the scanned segment are printed. 2. Plant according to claim 1, wherein the ^ jerk device a pressure element in alignment with each - ^ at ens division along des ^ 'eldes, characterized in that the actuating device at least one pressure element actuating circuit, a plurality of switches, which the actuation circuit with a corresponding plurality the pressure elements connects, and has a device which operates the switches to the ^ et control circuit with a print element within the * 'eldsegment to be printed connect to. 3. Plant according to claim 2, characterized in that the storage device is divided into a plurality of identical segments is subdivided by more than one character each, each segment corresponds to a number of adjacent printing elements and the circuit actuating the pressure element via the switches with a pressure element in each of the series of Printing elements is connected. 4. Plant according to one of claims 1 to 3, characterized in that that the printing device for printing data 909823/105 ¹¹¹ τ ¹ ;;:, ίριρτί !! ::: "! '""' - 67 - is formed in a plurality of zones along a line, the printing elements in groups with the ^ atenstteile each zone are aligned, the storage device for Storage of characters to be printed and a zone control character which indicates the zone is formed in which the data character is to be printed, and a control device is provided shortly before the data reading device can be actuated to the switch for connecting the actuating circuit to the pressure element to join in the group that is controlled by the zone control character indicated zone is assigned. 5. System according to claim 4, characterized in that the number of pressure ^{element actuation circuits is equal to ci 1} number of pressure elements in a ^ ruppe, so that the control device is effective shortly before actuation of the reading device to all the pressure elements in the group that the by the Zone control characters indicated zone is assigned to connect to a different one of the actuating circuits ^v. 6. Plant according to one of claims 1 to 5, characterized in that that when processing message characters, between which command characters are distributed, the ^ atenspeicheinrichtung has a plurality of message memories, a first of which by means of a first Control device supplied incoming message characters and a device is provided which responds to a command signal to cause the control device to the next occurring incoming message characters to be fed to a second memory. 7. System according to claim 6, characterized by a control memory in which a predetermined control character can be entered according to the command character, and by a second control device for reading the control memory shortly before reading the second Nachricfrfee ten memory, the arrangement of the message memory, _a D removed th loading by the "mark Heuer 3-09023 / 1 is true. 8. Plant according to claim 6 or 7, characterized by a test device for periodic determination of the number from message memories, which are available for receiving incoming message characters, and through a to the Tester responsive device to cause the controller to receive the next incoming ones Adds message characters to the first message memory k ^ / ji // if the number of message memories available is less than a predetermined number. 9. Plant according to claim 8, characterized by a device on a display of the test device that · the number of available message memories is less than is a predetermined number · that responds to a particular one Message characters when responding to an incoming command character that can be applied to the first message store. 10. Plant according to one of claims 7 to 9> characterized by a device for determining the filling or a message memory is occupied with in the last one Zone of the line of message characters to be printed, a facility, which responds to the pest control facility to generate a predetermined control character, and by a ' Detection device which is conditioned by the last-mentioned device to detect the occurrence of a message character in the incoming! data, with an output of the detection device for input of the predetermined control character in the ^ control memory is applied. 11. System according to one of claims 6 to 10, characterized by an address device included in the first control device for generating successive memory addresses, a zone _{device responsive to the address device for} generating code characters by means of which each memory address is assigned to one of the printing elements. 909823/105 / ₊ ^; -69 - ■; ■ .- ■ is ordered, a tab storage device for storing a predetermined memory address code character combination, which represents a predetermined printing element, means for comparing the outputs of the address means and the zone means with the contents of the tab storage means for a match signal with the same comparison, and by a device that is responsive to the match signal to the next incoming message character that occurs in to enter a position in a message memory that has an address that has a predetermined relationship to the has memory address stored in the tab memory device. 12 »Plant according to one of claims 7 to 11, characterized by means for withholding a message character, means for transmitting message data to the means for retaining the message character upon reading from the second data memory, and by a Format control device that responds to the control characters, to determine the position in the means to which the data will be transmitted. 13. Plant according to claim 12, characterized in that that the message character restraining means have a document, the transmission device a printing element, and. the format control means means for advancing the document by one of said control characters specified amount. 14. Plant according to claim 13, characterized in that the transmission device has a plurality of pressure elements and the format control device comprises a device for selecting a predetermined group of the printing elements in accordance with the control character. 15. Plant according to one of claims 1 to 14, characterized in that that at least one storage position is provided in the storage device for each printing element, 909823/1054 the storage locations are arranged in individually selectable groups, each group of a different one of the groups of printing elements corresponds, an address device for selecting a single one of the storage groups, a reading device for transferring the data stored in the selected storage group to the data assigned to this storage group G _ru pp _e γόη printing elements for printing, a device which generates a return termination signal after printing the transmitted data, and a device which is responsive to the print completion signal in order to cause the address device to switch to another one of the memory groups selects .. 16. Plant according to claim 15, characterized in that the printing elements are hammers which cooperate with a movable device carrying the characters, a character generator is provided which works in temporal relation to the movement of the character-carrying device in order to create character signals which the Display character presentation sequence at each hammer, a ^v ergleichseinrichtung receiving the ^ oak signals and provides output signals for the hammer drive circuits ,, and means is provided which is part of the depositing device in order stored in the selected storage group ^ ata in timed relationship with the. to transmit movement of the character-bearing device to the comparison device, whereby each output of the comparison device causes the - ^ jerking of a character. 17. Data processing system for receiving message data and ° expensive data and for delivering these - ^ aten, characterized in that a plurality of memories for storing message data, at least one memory for storing ° expensive data, for outputting data at a higher speed than the recording speed, means for applying expensive and message data to the stores, means based on 909823/105 ■ "! ■■ ψιψψ, ||| ΐ | πι;! ||!; :: | ΐ <: | ϊ: ι :: ||; ι stored ^ tax data addresses to ° tax transactions in of the system during intervals when data can be received, and a facility is provided responsive to the state of the control operations to control the use of the stored message data 18. Storage system, characterized by a two-dimensional (XY) arrangement of multiple locations having data memories, each of which can be selected by a different Y address, each - ^ atenstelle in a data memory can be selected by a different X address, and the sequence of X addresses is the same ^{for each data memory, an o} control memory for each data memory, each of which can be selected by the Y address of the corresponding data memory, a cyclical v.xeder circulating Y address counter for successive generation of Y address signals under the control a Y-step signal, a cyclically re-running X-address counter for successive "^ generating a cycle of X-address signals under the control of an X-cycle signal, a device which is responsive to the completion of a cycle of generated X-address signals to generate a Y -Create step signal, and through a facility that is on in the ad ested ^d expensive memory stored ^ ata responsive to the generation of a control X-Krei3-run signal. 19. Character code generator for a - ^ back device, at which characters are presented in a row of a plurality of print positions, characterized by an establishment to generate a train of calibration pulses with one frequency equal to the frequency with which the characters one of the print positions are presented, a first one advanced in response to each character pulse Counter, a second counter, a device for transmitting the count from the first counter to the second counter after each locating of the first counter, and through 909823/105 * " a device for continuing the second counter after any transmission with a frequency higher than that Frequency of the character pulses is to have an output on generate a second counter showing the order of performance representing characters at the plurality of print positions. 909823/1054 ?; ■ ι Read r e 11 e