CS224575B1 - Samotestovatelný logický obvod pre kontrolu kódu 1 zo 4 - Google Patents

Samotestovatelný logický obvod pre kontrolu kódu 1 zo 4 Download PDF

Info

Publication number
CS224575B1
CS224575B1 CS203281A CS203281A CS224575B1 CS 224575 B1 CS224575 B1 CS 224575B1 CS 203281 A CS203281 A CS 203281A CS 203281 A CS203281 A CS 203281A CS 224575 B1 CS224575 B1 CS 224575B1
Authority
CS
Czechoslovakia
Prior art keywords
input
logic
sum
logical
whose output
Prior art date
Application number
CS203281A
Other languages
Czech (cs)
English (en)
Inventor
Viliam Ing Csc Rabara
Original Assignee
Viliam Ing Csc Rabara
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Viliam Ing Csc Rabara filed Critical Viliam Ing Csc Rabara
Priority to CS203281A priority Critical patent/CS224575B1/sk
Publication of CS224575B1 publication Critical patent/CS224575B1/sk

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)
CS203281A 1981-03-20 1981-03-20 Samotestovatelný logický obvod pre kontrolu kódu 1 zo 4 CS224575B1 (sk)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CS203281A CS224575B1 (sk) 1981-03-20 1981-03-20 Samotestovatelný logický obvod pre kontrolu kódu 1 zo 4

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CS203281A CS224575B1 (sk) 1981-03-20 1981-03-20 Samotestovatelný logický obvod pre kontrolu kódu 1 zo 4

Publications (1)

Publication Number Publication Date
CS224575B1 true CS224575B1 (sk) 1984-01-16

Family

ID=5356227

Family Applications (1)

Application Number Title Priority Date Filing Date
CS203281A CS224575B1 (sk) 1981-03-20 1981-03-20 Samotestovatelný logický obvod pre kontrolu kódu 1 zo 4

Country Status (1)

Country Link
CS (1) CS224575B1 (sk)

Similar Documents

Publication Publication Date Title
JPH0223889B2 (sk)
US3798606A (en) Bit partitioned monolithic circuit computer system
US3541507A (en) Error checked selection circuit
Efanov et al. The synthesis conditions of completely self-testing embedded-control circuits based on the Boolean complement method to the “1-out-of-m” constant-weight code
US2942193A (en) Redundant logic circuitry
US3602886A (en) Self-checking error checker for parity coded data
CS224575B1 (sk) Samotestovatelný logický obvod pre kontrolu kódu 1 zo 4
FUJIWARA et al. Fault-tolerant arithmetic logic unit using parity-based codes
JPS5946020B2 (ja) 論理アレイのためのエラ−処理システム
Fujiwara On closedness and test complexity of logic circuits
Yew On the design of interconnection networks for parallel and multiprocessor systems
Piuri Fault-tolerant systolic arrays: an approach based upon residue arithmetic
Abd-El-Barr et al. Fault-tolerance and terminal reliability for a class of data manipulator networks
Mourad et al. Testability of parity checkers
US5457403A (en) Fault tolerant and gate circuit
US4737956A (en) Apparatus for detecting failures in data path control line copies
DE4406391C1 (de) Elektronisches Rechenwerk
Lo et al. General version of reconfiguration N modular redundancy system
GB III et al. A Survey and Comparision of Fault-Tolerant Multistage Interconnection Networks
CS259276B1 (sk) Zapojenie obvodu pre sainočinnú kontrolu kódu 1 z 10
SU1478340A1 (ru) Устройство дл контрол р-кодов Фибоначчи
Karpovsky et al. New architecture for sequential machines with self-error detection
Chen NMRC: A Technique for Redundancy
Wong et al. Enhancing ASICs reliability through the use of fault secure fail-safe multiplexer
Piestrak Efficient encoding/decoding circuitry for systematic unidirectional error-detecting codes