CS203304B1 - Klopný obvod spouštěný a ošetřený proti metastabilním stavům - Google Patents

Klopný obvod spouštěný a ošetřený proti metastabilním stavům Download PDF

Info

Publication number
CS203304B1
CS203304B1 CS69278A CS69278A CS203304B1 CS 203304 B1 CS203304 B1 CS 203304B1 CS 69278 A CS69278 A CS 69278A CS 69278 A CS69278 A CS 69278A CS 203304 B1 CS203304 B1 CS 203304B1
Authority
CS
Czechoslovakia
Prior art keywords
flop
flip
input
terminal
output
Prior art date
Application number
CS69278A
Other languages
Czech (cs)
English (en)
Inventor
Miroslav Pechoucek
Original Assignee
Miroslav Pechoucek
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Miroslav Pechoucek filed Critical Miroslav Pechoucek
Priority to CS69278A priority Critical patent/CS203304B1/cs
Priority to DD21076179A priority patent/DD142113A1/de
Priority to BG7942767A priority patent/BG29418A1/xx
Priority to SU792723850A priority patent/SU892670A1/ru
Publication of CS203304B1 publication Critical patent/CS203304B1/cs

Links

Landscapes

  • Manipulation Of Pulses (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
CS69278A 1978-02-02 1978-02-02 Klopný obvod spouštěný a ošetřený proti metastabilním stavům CS203304B1 (cs)

Priority Applications (4)

Application Number Priority Date Filing Date Title
CS69278A CS203304B1 (cs) 1978-02-02 1978-02-02 Klopný obvod spouštěný a ošetřený proti metastabilním stavům
DD21076179A DD142113A1 (de) 1978-02-02 1979-02-01 Kippschaltung,die durch eine impulskante getriggert wird und gegen metastabile zustaende geschuetzt ist
BG7942767A BG29418A1 (en) 1978-02-02 1979-02-02 Switching schema
SU792723850A SU892670A1 (ru) 1978-02-02 1979-02-02 Триггерное устройство

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CS69278A CS203304B1 (cs) 1978-02-02 1978-02-02 Klopný obvod spouštěný a ošetřený proti metastabilním stavům

Publications (1)

Publication Number Publication Date
CS203304B1 true CS203304B1 (cs) 1981-02-27

Family

ID=5339509

Family Applications (1)

Application Number Title Priority Date Filing Date
CS69278A CS203304B1 (cs) 1978-02-02 1978-02-02 Klopný obvod spouštěný a ošetřený proti metastabilním stavům

Country Status (4)

Country Link
BG (1) BG29418A1 (de)
CS (1) CS203304B1 (de)
DD (1) DD142113A1 (de)
SU (1) SU892670A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4398105A (en) * 1981-01-22 1983-08-09 Signetics Corporation Arbiter circuit
US4963772A (en) * 1989-02-07 1990-10-16 North American Philips Corp., Signetics Div. Metastable-immune flip-flop arrangement

Also Published As

Publication number Publication date
DD142113A1 (de) 1980-06-04
BG29418A1 (en) 1980-11-14
SU892670A1 (ru) 1981-12-23

Similar Documents

Publication Publication Date Title
US4039858A (en) Transition detector
US6633188B1 (en) Sense amplifier-based flip-flop with asynchronous set and reset
US5418407A (en) Asynchronous to synchronous particularly CMOS synchronizers
CN106998199A (zh) 触发器
US20220385278A1 (en) Match-Slave Latch with Skewed Clock
USRE26082E (en) Asynchronous binary counter register stage with flip-flop and gate utilizing plurality of interconnected (nor) log- ic circuits
US3835336A (en) Pulse width sensing circuit
US6218868B1 (en) Phase comparator
JPS59151523A (ja) 遷移検出回路
JPS6323508B2 (de)
CS203304B1 (cs) Klopný obvod spouštěný a ošetřený proti metastabilním stavům
US5182468A (en) Current limiting clamp circuit
US3284645A (en) Bistable circuit
US5365122A (en) Meta stable resistant signal detector
US3970867A (en) Synchronous counter/divider using only four NAND or NOR gates per bit
JPH01162010A (ja) ラツチ回路
US3983496A (en) Pulse circuits
US4072869A (en) Hazard-free clocked master/slave flip-flop
US4928290A (en) Circuit for stable synchronization of asynchronous data
US6621319B1 (en) Edge-triggered toggle flip-flop circuit
CA1086384A (en) Negative r-s triggered latch
US3523252A (en) Transfer-storage stages for shift registers and like arrangements
US7293209B2 (en) Split L2 latch with glitch free programmable delay
EP0203491B1 (de) Bistabile Schaltung
EP0382938B1 (de) Verzögerungsschaltung