CN87101692A - Electric Weiqi - Google Patents
Electric Weiqi Download PDFInfo
- Publication number
- CN87101692A CN87101692A CN 87101692 CN87101692A CN87101692A CN 87101692 A CN87101692 A CN 87101692A CN 87101692 CN87101692 CN 87101692 CN 87101692 A CN87101692 A CN 87101692A CN 87101692 A CN87101692 A CN 87101692A
- Authority
- CN
- China
- Prior art keywords
- circuit
- chess
- counter
- state
- black
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Electrically Operated Instructional Devices (AREA)
Abstract
A kind of coordinate button and display unit utilized realizes the device that go is played chess.By the control coordinate bond, on the relevant position, realize various playing chess.Also can add coding unit, storage element, and decoding unit are to realize the function of storage and discs; Also can add the result treatment unit realizing calculating automatically victory or defeat, it is little that this electric Weiqi has a volume, can save chess piece and chessboard in the past, is suitable for various needs.
Description
The present invention relates to a kind of electric Weiqi.
Present go generally is the black-and-white piece made from glass (or plastics and other material).When playing chess, must useful paper or the chessboard made such as timber.Chessboard has 19 row, and 19 row are divided into 361 little lattice to whole chessboard.In addition, in the extension dish of explanation usefulness, also use chessboard and the chess piece of making by magnetic material.When playing chess,, can play chess as long as black-and-white piece is placed in the chessboard on each intersection point.
The object of the present invention is to provide a kind of electric Weiqi, it has saved chess piece and the papery or the wooden chessboard of common usefulness, and demonstrate whole chessboard or chess piece with liquid crystal or other display unit, and press the operating key of play chess each coordinate position and state by control, reach the purpose of playing chess.The present invention also aims to finish automatic note spectrum, calculate victory or defeat automatically, discs and the precious spectrum of reproduction etc. with internal circuit.Therefore, applicable to the needs of multiple occasion.
The present invention is made of following apparatus:
The play chess operating key of coordinate position and state of chessboard, chessman display unit and control.The chessboard display unit can show the chessboard of go.This chessboard has 19 row, 19 row.It is divided into 361 little lattice to whole chessboard.Chessman display unit can be in chessboard shows two kinds of different chess pieces representing black and white on the crosspoint of the arbitrary row of arbitrary row.Operating key comprises four groups, every group of nineteen key, totally seven ten six.Each operating key is corresponding to delegation in 19 row in the chessboard or 19 row or row.Four groups of keys constitute the plane coordinates point of 19 row, 19 row.By pressing each operating key in the adjacent set, can determine the coordinate position of playing chess; By the suitable combination of two groups of keys in four groups of keys, can determine to play black piece respectively, play to the chess or the state of capturing, and on certain position of chessboard display unit, demonstrate black piece, white side, the state of capturing.
Above-mentioned playing chess between coordinate position state operating key and demonstration of chessboard chess piece and the device, can add the coding unit circuit, storage circuit and decoding circuit, coding circuit directly links to each other with the operating key of play chess coordinate position and state, coordinate position and the state of playing chess that per step is played chess carry out binary coding, one the tunnel is input to storage in the random memory circuit (RAM), another road is directly inputted in the address decoder deciphers, and the result that will decipher is passed to display unit demonstrates corresponding state on the position of correspondence.During discs, the coordinate position that the decoding unit that links to each other with memory cell is played chess per step of being stored in the memory cell is deciphered with the coding of the state of playing chess, and is passed to and carries out the discs demonstration in the display.
Can comprise the coordinate position encoder and of the playing chess state encoding device of playing chess in the above-mentioned coding circuit, the play chess operating key of coordinate position and state of coordinate position encoder and control links to each other, and binary coding is carried out in 361 positions in the chessboard of go; The state encoding device of playing chess is by black piece under the various combination decision of operating key, the coding of following white side, each state of capturing.
Can include random memory (RAM) in the storage circuitry, be used to store the coding of play chess coordinate position and the state that form by the coding circuit coding.In order to guarantee that random memory (RAM) accurately writes data-signal, is provided with monostable circuit.Read-write control circuit is used to control reading or writing of random memory.And play chess address counter and discs address counter are set, write or read to cooperate read-write control circuit control random memory.
In foregoing circuit, also the result treatment circuit can be set, it comprises pulse oscillator, black-and-white piece counter, and the subtracter and the data comparator that link to each other with the black-and-white piece counter.The pulse number that data comparator makes pulse oscillator output equate with subtracter subtraction result number.Draw the symbol of winning victory at black piece or white side according to the subtracter sign bit, control victory or defeat explicit address counter shows triumph black piece or the white side by the decision of subtracter symbol line by line in display unit.The shown black piece or the number of white side are by the input pulse number decision through data comparator control.
With reference to the accompanying drawings, further specify realization most preferred embodiment of the present invention.
Fig. 1 is the vertical view of this electric Weiqi;
Fig. 2 is the side view of this electric Weiqi;
Fig. 3 is the structural representation of the operating key of this electric Weiqi;
Fig. 4 is chessboard and chessman display unit figure in the liquid crystal indicator of this electric Weiqi;
Fig. 5 realizes circuit block diagram of the present invention;
Fig. 6 a, Fig. 6 b, Fig. 6 c are the line maps of the embodiment of the invention;
Fig. 7 is the line map of the coding circuit among Fig. 5, Fig. 6;
Fig. 8 is the line map that makes the monostable circuit that random memory (RAM) accurately writes;
Fig. 9 is the demonstration signal and the repetition feedback circuit figure that disappears of control chessboard chessman display unit;
Figure 10 is the structure chart of the B-2 unit among the described Fig. 9 of most preferred embodiment of the present invention.
Figure 11 a, Figure 11 b are another embodiment line maps of order counter among the present invention.
Referring to Fig. 1, control of the present invention play chess coordinate position and play chess status key by four groups totally seven ten six control buttons that are distributed in respectively around the chessboard of go form.Four groups numbering is respectively I, II, and III, IV, each group has the nineteen button respectively, and each button is the row or column at corresponding place respectively, and the two adjacent groups key just can be formed a plane coordinates can representing arbitrary position in the chessboard of go like this.Press each key in I-II group key, can be illustrated in its place row, column coordinate position black piece up and down; Press each key in III-IV group key, the coordinate position that promptly is illustrated in its place row, column is white side up and down; And press each key in I-IV or the II-III group key, and promptly be illustrated in it to be expert at, be listed as on the residing coordinate position and capture.Also can establish state switch in addition and come the change state.
Referring to Fig. 2, Fig. 3, above-mentioned control button can adopt cusp configuration coordinate button, in the time of so just reducing button, produces the key of mistake by the next door because of each key is close together.Obviously, other key also can use.
Referring to Fig. 4, have 361 displaying blocks in the chessboard liquid crystal indicator.Apparent black piece, whitening chess are arranged on each piece, show three states of s.m.p.Therefore have the developing element of 1083 variations.In order to increase the input bus number of LCD, the method that adopts the back conductive electrode with several monolithics to be stitched together.In the present embodiment, rear electrode can be divided into four 6 * 6 unit, four 6 * 7 unit and one 7 * 7 unit, there are four kinds of pixel: An ° in each unit, Bn °, Cn °, Dn °, described An ° of expression grid shows the symbol pixel, and Bn ° of expression white side shows the symbol pixel, and Cn ° of expression black piece shows the symbol pixel; Dn ° of expression interval display element.Interval display element in each unit links together.After electric power starting, can show An ° of symbol pixel by grid, display element connects together for Dn ° at interval, show the gridiron pattern subsignal, when white side under certain position, the white side display element is to show slinkingly for Bn ° and shows, An ° of grid display element and black piece show that the symbol pixel does not show for Cn °, and the interval display element then is all the time to show slinkingly for Dn ° and shows.During following black piece, An ° of grid display element and black piece display element are to show slinkingly for Cn ° and show that the white side display element is for Bn ° and does not show, show and show at interval that symbol is to show slinkingly for Dn ° all the time.
Referring to Fig. 5, Fig. 6, Fig. 5 is a functional-block diagram of realizing the embodiment of electric Weiqi of the present invention, and among the figure, coding unit (1) is to link to each other with operating key (12); It is encoded to every group of above-mentioned nineteen operating key by typical coding circuit as shown in Figure 7, produces five binary system coordinate codings and function of state H.Because the working condition unanimity of four groups of operating keys is so available four identical coding circuits produce four groups five binary system coordinate sign indicating number, i.e. C
1D
1E
1F
1G
1, C
2D
2E
2F
2G
2, C
3D
3E
3F
3G
3, C
4D
4E
4F
4G
4In actual conditions, C
1D
1E
1F
1G
1, C
3D
3E
3F
3G
3, and C
2D
2E
2F
2G
2, C
4D
4E
4F
4G
4Row and the row of having represented identical plane rectangular coordinates, thereby only just can determine the coordinate of any position in described chessboard with CDEFG and C ' D ' E ' F ' G '.For I group operating key as shown in Figure 1, its coding situation is as follows:
C
1D
1E
1F
1G
1H
1
The 1st button: 00,001 1
The 2nd button: 00,010 1
The 3rd button: 00,011 1
The 4th button: 00,100 1
The 5th button: 00,101 1
The 6th button: 00,110 1
The 7th button: 00,111 1
The 8th button: 01,000 1
The 9th button: 01,001 1
The 10th button: 01,010 1
The 11st button: 01,011 1
The 12nd button: 01,100 1
The 13rd button: 01,101 1
The 14th button: 01,110 1
The 15th button: 01,111 1
The 16th button: 10,000 1
The 17th button: 10,001 1
The 18th button: 10,010 1
The 19th button: 10,011 1
Its excess-three group coordinate coding situation is identical with the I group.
Its excess-three group function of state of playing chess is identical with the I group.
For the coding black, white, the state of capturing of being played chess is to realize by the state encoding circuit of promptly playing chess of the square frame unit (2) among Fig. 5, when coordinate position coding circuit (1) produces the coordinate position coding, produce the function of state H that plays chess by the state encoding circuit (2) of playing chess, four encoders can produce one of four states function H
1, H
2, H
3, H
4, produce count status function A ' B ' and show state function AB according to following truth table,
H
1H
2H
3H
4A′ B′ A B
1 1 0 0 1 0 1 0
0 1 1 0 1 0 0 0
0 0 1 1 0 1 0 1
0 0 0 1 0 1 0 0
The various combination of the show state function AB that is produced can be represented white side down, following black piece, or each state of capturing.Above-mentioned count status function AB is the input signal of black piece and white side subnumber counter in the result treatment unit.
By the coordinate coding CDEFG that above-mentioned coordinate address coding unit (1) and state encoding unit (2) produce, C
1D
1E
1F
1G
1Enter into stochastic storing unit (7) with show state function AB.In the present embodiment, the stochastic storing unit can adopt six CM5010 expansions to form.Be passed to counter in address counter unit of playing chess (8) and the discs address counter unit (9) respectively by the count status function A ' B ' of unit (2) and H and write or read the address as random memory; And count status function A ' B ' is input in the read-write control unit (10) to produce read-write control signal with the discs signal.Read-write control signal is controlled writing or reading of random memory.
By the coordinate position coding circuit (1) and the state encoding circuit (2) of playing chess of playing chess, the chessboard coordinate address signal of victory or defeat comparison circuit (4) and random memory unit (7) output is linked decoding in the decoding unit (5).The read output signal of random memory comprises the coordinate position CDEFG that plays chess, the C ' D ' E ' F ' G ' and the show state sign indicating number AB that plays chess, and CDEFG, C ' D ' E ' F ' G ' selects 1 decoder to produce one-address code by 19 * 19 addresses.Be to expand to 32 with two CC4515 to select 1 decoder in the present embodiment, 1 decoder is selected in 13 19 of vacant formation wherein, expand to 19 with other two CC4515 again and select 1 decoder, can finish and the row of plane coordinates and the addressing of the corresponding chessboard of row position.
Show state function AB and the sign bit C that produces by subtracter in the computing circuit (3)
0Be input to and show generation symbol explicit function A in the symbol circuit (11)
*, B
*, C
*, with cooperate directly produce by coding circuit and by the address signal CDEFG of decoding unit (5) generation, C ' D ' E ' F ' G ', and the output C of victory or defeat explicit address counter
0D
0E
0F
0G
0, C
' 0D
' 0E
' 0F
' 0G
' 0, the correspondence position on described liquid crystal display device shows the formula victory or defeat show state of playing chess.
In the present invention, a result treatment victory or defeat circuit is set also, it is by computing circuit (3), data comparator, and rank addresses counter (victory or defeat explicit address counter) unit (4) and pulse oscillator constitute.The computing circuit (3) that links to each other with the state encoding circuit (2) of playing chess comprises black piece white side counter, and they link to each other with the count status function A ' B ' of state encoding circuit respectively.The output of black and white chess counter is input to subtracter respectively, and it is poor to draw subnumber black, the sub-victory or defeat result of white side.Pulse oscillator output pulse, the number of pulse compares by data comparison circuit and the result of subtractor in unit (4), and is consistent with subtracter output result until pulse number, and this moment, comparison circuit control impuls oscillator stopped to export pulse.Output makes victory or defeat display counter counting, and the victory or defeat display line column address counter in the unit (4) is counted line by line through the output pulse signal of data comparison circuit control.Show line by line through triggering the chessboard display after the decoding unit.Shown state shows symbol circuit (11) decision by entering by subtracter symbol carry-out bit, and the result by subtracter determines to show winner's chess piece number on above-mentioned position one by one.In the present embodiment, select secondary expansion CC4008 subtracter output subtraction result for use.The sign bit output A of subtracter
0With B
0, A
0Be that 1 o'clock black piece wins B
0Be that 1 o'clock white side wins.When showing that victory or defeat as a result, by n pulse CP ' of pulse oscillator input, the victory or defeat display counter is counted simultaneously, the Q as a result of counting
1Q
8S as a result with subtraction output
1S
8Through data comparator, in the time of more identical, subtracter output Z
0Signal is by formula CP '=CP * Z
0* QE, Z
0Be that CP ' pulse in 0 o'clock ends.N CP ' pulse outputs to respectively in the two victory or defeat explicit address counters, makes to show corresponding black piece or white side on the chessboard display line by line.
In this device, monostable circuit is set also referring to Fig. 8, it comprises pulse-delay unit and the ternary R-S latched flip flop that monostable flipflop constitutes.Purpose is to make RAM deposit data exactly in.In the present embodiment, play chess the output signal AB of state encoding unit and the CDEFG that produces by the coordinate encoder of playing chess, the monostable circuit that C ' D ' E ' F ' G ' forms through CC4043, make the AB of stable state output, CDEFG, the pulsewidth of C ' D ' E ' F ' G ' signal is enough big.In addition, the pulse-delay unit of also having used CC14528 to form in the present embodiment makes the R/W signal be arranged one suitable time delay, pulse delay time T
1≤ R
1C
1/ 2, pulsewidth T
2=R
2C
2/ 2, purpose is to make the R/W signal can be between A
0B
0CDEFG between C ' D ' E ' F ' G ' signal, makes RAM can correctly write data-signal.
Referring to Fig. 9, in the embodiment of this device, repeat identical making into counter generation mistake in order to overcome, in the chessboard display circuit, added feedback circuit, by showing symbol signal A
*B
*C
*The former Q state of input and T trigger compares, as A
*B
*C
*In have the words different to produce one S ' signal to make address signal N conducting the trigger upset with former Q state; So each, A
*B
*C
*And N then has one and A
*B
*C
*Identical A
0B
0C
0Produce, make A
0B
0C
0Directly and display display segment A
0 nB
0 nC
0 nLink to each other.Work as A
*B
*C
*Import the words (duplicate button) identical, then produce an elimination is produced error count by repeat key feedback signal X or Y with previous status.D
0 nLink to each other with all blank characters of chessboard, work as D
0During for low level, D
*Positive pulse makes trigger change D
0Trigger does not overturn during for high level.B-2 unit among Fig. 9 is made of shown in Figure 10.N signal among the figure is the logic OR output circuit of 361 road signals.It comprises 72 five attitude nor gates, 14 five attitude NAND gates and a ternary NAND gate.
Figure 11 is the another kind of embodiment of victory or defeat result treatment of the present invention unit.Press after the beginning function key T, produce a pulse signal P
TP
TClear terminal C with three counters
R1, C
R2C
R3And the clear terminal of full adder is continuous, makes three counters and full adder output zero clearing as a result, produces the CP pulse signal by pulse oscillator, behind the key E that plays chess by end, and Q
E=1, the output feedback signal N of counter (1)
1=1, (N
1=Q
1 1* Q
2 1* Q
3 1* Q
4 1* Q
1 5) by N
1, QE, CP is by ternary NAND gate output pulse signal CP ', and CP ' makes counter (1), and (2) begin counting, after first pulse input counting of CP ', the output feedback signal M of counter (1)
1=Q
1 1+ Q
2 1+ Q
3 1+ Q
4 1+ Q
5 1=0, M
1Producing CP with CP ' through two condition and door " makes counter (2) counting, works as M
1=0 o'clock, " the pulse input ended CP, and counter (2) stops counting.The continuation counting of counter (2) is output as 10011, N when counter (2) count down to
2=Q
1 2* Q
2 2* Q
3 2* Q
4 2* Q
5 2=1, C
T1=N
2+ P
T,, make counter (2) zero clearing, CP'''=CP''+N
2, N
2Signal pulse is counted counter (1) once more, has so just realized addressing line by line.Wherein (1) is the row coordinate counter for row-coordinate counter (2).The count results Q of two counters
1 1Q
1 2Q
1 3Q
1 4Q
1 5And Q
2 1Q
2 2Q
2 3Q
2 4Q
2 5Be input to and go in the coordinate address decoder just can find out corresponding coordinate points n, the show state of this coordinate points is A
0 nB
0 nC
0 n, by A
n=C
n 0* n, B
n=B
n 0* n, C
n=C
n 0* n * A
n 0Produce corresponding signal A
nB
nC
n, the show state on this coordinate points is A
n 0=1, B
n 0=0, C
n 0, produce A at=0 o'clock
n' signal.This moment, this point showed that no chess piece has only chess trellis attitude, A
nEnter order counter counting.
, the show state on this coordinate points is A
n 0=0, B
n 0=1, C
n 0, produce B at=0 o'clock
' nSignal, this moment, this point showed the white side state.Count results Q with the order counter
3 1Q
3 2Q
3 3Q
3 4Q
3 5Be input in the full adder (1) (white side order number adds up) and go, with the data accumulation generation S of data original in the full adder and input
2 1S
2 2S
2 3S
2 4S
2 5S
2 6S
2 7S
2 8S
m nProduce Q through the trigger delay circuit
5Signal, B
' nSignal produces Q through another delay circuit
TThe pulse input CP=Q of T trigger (5)
S* S
NI m* Z
1* (Q
S+ Z
1+ S
NI m) * Q
' T, Q
' T=Q
1+ Z
1, the purpose of this circuit is to add full adder at B in order to make
' nOr C
' nDuring generation, the output result of order counter is added to original full adder keeps data S
m N1Get on.Bn ' (or Cn ') make again the order counter output the result be added to go in the full adder after with the zero clearing of order counter.(this reset signal C
R3After being full adder to be finished add up, a delay circuit purpose goes zero clearing again).After the zero clearing of order counter, S
m nThrough postponing to remain to again S
m NIGo.Pressing P in addition
TThe output that key is worked as full adder later on keeps S
m NI≠ 0 o'clock, P
TSignal makes trigger (5) upset, i.e. P
TSignal makes S
m NIZero clearing.So just realized following counting mode: run into the space at a linage-counter, the order counter is counted space number (order number), from the space to the white side or the black piece order that just the order number is added to the white side run into or black piece count and go in the accumulator, may not run into chess piece at a line endings place, go but at this moment still the order number of order counter need be added in the full adder.Operation principle with reference to rest-set flip-flop has designed a trigger for this reason
, like this when running into continuous black piece, Q
1=0, Q
2=1, when running into continuous white side, Q
1=1, Q
2=0, when running into the space, Q
1, Q
2, state is constant.
End place's counter (2) at row count down to 10011, at this moment produces N
2=1, so just produce Q
' 1Or Q
' 2Pulse signal, this pulse signal just is added to the output result in the order counter in white side or the black piece full adder, and after adding up with (counter (3) zero clearing of order counter.Consider in delegation and may not run into chess piece, at this moment also just do not need to count conversion.So be provided with N
3=Q
3 1+ Q
3 2+ Q
3 3+ Q
3 4+ Q
3 5,
Work as N
2=1(counter (1) count down to 10011), N
3=0, N=1 when (counter (3) also counts 10011), Q
' 1, Q
' 2=0, promptly count status does not change.At last when coordinate column counter (2) when counting down to 10011 CD ' pulse end, both sides' order counting number finishes, S at this moment
2 8S
2 7S
2 6S
2 5S
2 4S
2 3S
2 2S
2 1Be the order number of white side, S
1 8S
1 7S
1 2S
1 2S
1 2S
1 2S
1 2S
1 1Order number for black.Both are subtracted each other the order that can obtain both sides count poorly, and can show the victory or defeat result thus.In addition,, carry the other side's one son, except the place under the sky is one's own side's order number, also should add a son (order) of carrying, so Q when carrying white side according to chess reason
9=H
2* H
3, Q
9Receive the input lowest order of full adder, because counter at this moment (3) is by P
TClear zero passage, Q
PInput be equivalent to import 00001 data, and Q
PAlso addition results is triggered and keep Q when carrying black mole
10=H
1* H
4Situation is with to carry white side identical.
Compare with the circuit of present embodiment 1, as long as the white side victory or defeat counter in the original circuit is replaced with full adder (1).The Q of black piece counter
1Q
8S with full adder (2)
2 1S
2 8Replace, save A ' B ' status circuit again, other parts need not be changed, being implemented in like this plays chess finish after; As long as the chess piece that will be eaten up is carried, both sides' chess piece harvests, click end key just can show both sides' order count poor.
In this device, also be provided with power-on button, the close key end key heavily coils key, in order to realize specific function.
More than structure of the present invention has been made specific descriptions.Can on the chessboard grid, add sensor in addition, replace the coordinate button with the sensor on the finger touch chessboard grid.Can add micro computer in addition and realize the man-machine chess, also can expand storage external ROM in addition, to deposit precious spectrum.The present invention can also realize making just down at the chess piece display flashing reminding the position that the other side was played chess in addition, and can add that synthesizer uses sound prompting the other side.
Claims (8)
1, a kind of electric Weiqi is characterized in that showing the display unit of chessboard of go and black-and-white piece, can comprise black piece down, the operating key controlled of white side and the state of capturing down to play chess coordinate position and the state of playing chess.
2, electric Weiqi as claimed in claim 1, it is characterized in that coding circuit that play chess coordinate position and the state of playing chess are encoded, storage circuitry that described coding is stored and the coding to storing that links to each other with storage circuitry are deciphered so that the decoding circuit that display unit is shown.
3, electric Weiqi as claimed in claim 2 is characterized in that it for example is the binary system coordinate position encoder and the state encoding device of playing chess that described coding circuit comprises.
4, electric Weiqi as claimed in claim 2, it is characterized in that described storage circuitry comprises random memory, guarantee that random memory accurately writes the monostable circuit of data-signal, the read-write control circuit that the control random memory is read or write, play chess address counter and discs address counter.
5, electric Weiqi as claimed in claim 2, it is characterized in that also comprising that one calculates the result treatment circuit of black and white both sides victory or defeat, comprise pulse oscillator, black piece that links to each other with white side state encoding circuit under the following black piece or white side order counter, the subtracter that links to each other with described counter and control victory or defeat data presented comparison circuit and victory or defeat explicit address counter.
6, electric Weiqi as claimed in claim 1 is characterized in that described display unit is for showing the liquid crystal indicator that shows black-and-white piece on chessboard of go and the position of respectively playing chess in chessboard.
7, electric Weiqi as claimed in claim 6 is characterized in that also comprising one for overcoming the feedback circuit that makes the counter generation mistake of playing chess because of repeat key.
8, electric Weiqi as claimed in claim 1 is characterized in that described operating key is the cusp configuration operating key.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 87101692 CN87101692A (en) | 1987-03-02 | 1987-03-02 | Electric Weiqi |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 87101692 CN87101692A (en) | 1987-03-02 | 1987-03-02 | Electric Weiqi |
Publications (1)
Publication Number | Publication Date |
---|---|
CN87101692A true CN87101692A (en) | 1988-09-14 |
Family
ID=4813591
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 87101692 Pending CN87101692A (en) | 1987-03-02 | 1987-03-02 | Electric Weiqi |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN87101692A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002011836A1 (en) * | 2000-07-24 | 2002-02-14 | Resource & Energy Development Co. Ltd | Electronic chessboard capable of judging the characters of each chessman |
CN104036133A (en) * | 2014-06-09 | 2014-09-10 | 宁波公众信息产业有限公司 | Chess game system |
CN105771231A (en) * | 2016-03-21 | 2016-07-20 | 曾芊让 | Draughts set |
-
1987
- 1987-03-02 CN CN 87101692 patent/CN87101692A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002011836A1 (en) * | 2000-07-24 | 2002-02-14 | Resource & Energy Development Co. Ltd | Electronic chessboard capable of judging the characters of each chessman |
CN104036133A (en) * | 2014-06-09 | 2014-09-10 | 宁波公众信息产业有限公司 | Chess game system |
CN105771231A (en) * | 2016-03-21 | 2016-07-20 | 曾芊让 | Draughts set |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4106011A (en) | Keyboard circuit | |
CN101789793A (en) | Determinant linear array coordinate scanning circuit | |
CN87101692A (en) | Electric Weiqi | |
US4510617A (en) | Character recognition system utilizing pattern matching method | |
SU809350A1 (en) | Storage | |
US4163285A (en) | Control circuit for metal paper printer head | |
US3764993A (en) | Word backspace circuit for buffered key entry device | |
CN109637415A (en) | Scanning signal generation method, device and electronic equipment | |
CN1957420A (en) | Contents index structure, and method and apparatus for demanding contents using the same | |
US3004252A (en) | Binary-to-digital pulse train converter | |
US3132245A (en) | Data transfer device | |
CN1044885A (en) | Computerized image-processing circuit | |
CN1027934C (en) | Character pattern lattice enlarging and reducing device | |
SU1244656A1 (en) | Information output device | |
RU2222822C2 (en) | Device for programmed control over electric motor drives, electron keys and signaling | |
RU2252447C2 (en) | Device for sorting two-dimensional data array (variants) | |
JPS6341276B2 (en) | ||
SU1278842A1 (en) | Random markovian process generator | |
SU1383490A1 (en) | Combined counter | |
SU1355997A1 (en) | Multiformat data-access memory | |
SU1432784A1 (en) | Converter of binary code to residual class system code | |
SU746736A1 (en) | Buffer storage | |
KR890006508Y1 (en) | Ram access circuit of dual display | |
RU2207612C2 (en) | Device for numeric control of electric drives, elrectronic switches, and alarms | |
SU1127079A1 (en) | Pseudorandom sequence generator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
WD01 | Invention patent application deemed withdrawn after publication |