CN86106444A - 单元阵列处理机的地址产生 - Google Patents

单元阵列处理机的地址产生 Download PDF

Info

Publication number
CN86106444A
CN86106444A CN198686106444A CN86106444A CN86106444A CN 86106444 A CN86106444 A CN 86106444A CN 198686106444 A CN198686106444 A CN 198686106444A CN 86106444 A CN86106444 A CN 86106444A CN 86106444 A CN86106444 A CN 86106444A
Authority
CN
China
Prior art keywords
processor
address
output
data
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN198686106444A
Other languages
English (en)
Chinese (zh)
Inventor
史蒂文·格雷葛瑞·莫顿
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ITT Inc
Original Assignee
ITT Industries Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ITT Industries Inc filed Critical ITT Industries Inc
Publication of CN86106444A publication Critical patent/CN86106444A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Microcomputers (AREA)
  • Image Processing (AREA)
CN198686106444A 1985-12-02 1986-09-30 单元阵列处理机的地址产生 Pending CN86106444A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US80336485A 1985-12-02 1985-12-02
US803.364 1985-12-02

Publications (1)

Publication Number Publication Date
CN86106444A true CN86106444A (zh) 1987-06-10

Family

ID=25186341

Family Applications (1)

Application Number Title Priority Date Filing Date
CN198686106444A Pending CN86106444A (zh) 1985-12-02 1986-09-30 单元阵列处理机的地址产生

Country Status (4)

Country Link
EP (1) EP0226103A2 (enExample)
JP (1) JPS62134754A (enExample)
CN (1) CN86106444A (enExample)
ES (1) ES2005841A6 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4835729A (en) * 1985-12-12 1989-05-30 Alcatel Usa, Corp. Single instruction multiple data (SIMD) cellular array processing apparatus with on-board RAM and address generator apparatus
US7765250B2 (en) 2004-11-15 2010-07-27 Renesas Technology Corp. Data processor with internal memory structure for processing stream data

Also Published As

Publication number Publication date
EP0226103A2 (en) 1987-06-24
JPS62134754A (ja) 1987-06-17
JPH034944B2 (enExample) 1991-01-24
ES2005841A6 (es) 1989-04-01

Similar Documents

Publication Publication Date Title
US11693657B2 (en) Methods for performing fused-multiply-add operations on serially allocated data within a processing-in-memory capable memory device, and related memory devices and systems
CN106940815B (zh) 一种可编程卷积神经网络协处理器ip核
JP6785738B2 (ja) Ｄｒａｍ基盤のプロセシングユニット
US7574466B2 (en) Method for finding global extrema of a set of shorts distributed across an array of parallel processing elements
KR0125623B1 (ko) 데이타 프로세서 및 데이타 처리방법
US20110057937A1 (en) Method and system for blocking data on a gpu
Kogge et al. Combined DRAM and logic chip for massively parallel systems
CN108229670A (zh) 基于fpga的深度神经网络加速平台
CN110222818B (zh) 一种用于卷积神经网络数据存储的多bank行列交织读写方法
US6948045B2 (en) Providing a register file memory with local addressing in a SIMD parallel processor
CN1936833A (zh) 选择可实质同时处理的多重线程的系统与方法
JP7264897B2 (ja) メモリ装置及びそれを制御するための方法
US20240168639A1 (en) Efficient reduce-scatter via near-memory computation
CN114429214A (zh) 运算单元、相关装置和方法
CN116822600A (zh) 一种基于risc-v架构的神经网络搜索芯片
CN1429369A (zh) 具有可配置的高速缓存/静态随机存取存储器的系统
CN86106713A (zh) 具有内部单元控制和处理的阵列结构
US6219777B1 (en) Register file having shared and local data word parts
Higbie Tutorial: Supercomputer architecture
CN104504303B (zh) 基于cpu+gpu异构系统的序列比对方法
WO2019162738A1 (en) Computational memory
Cohen Addressing architecture for brain-like massively parallel computers
CN86106444A (zh) 单元阵列处理机的地址产生
EP0166192A2 (en) High-speed buffer store arrangement for fast transfer of data
US20230385258A1 (en) Dynamic random access memory-based content-addressable memory (dram-cam) architecture for exact pattern matching

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
WD01 Invention patent application deemed withdrawn after publication