CN2891086Y

CN2891086Y - Selection circuit that selects slave modules in connection sequence

Info

Publication number: CN2891086Y
Application number: CN 200620068461
Authority: CN
Inventors: 夏振宇
Original assignee: Individual
Current assignee: Individual
Priority date: 2006-01-13
Filing date: 2006-01-13
Publication date: 2007-04-18
Anticipated expiration: 2016-01-13

Abstract

A selective circuit is capable of slave module selection in the order of connection, the selective circuit is characterized in that single selective circuit of slave module is of D flip-flop, all the flip-flops of the slave modules are connected mutually in series to form a shifting register, the only effective selective signal of the main module, CS Input, is delivered to the selected slave module in series, clock signal of the main module is parallel input in the clock signal port CLK of the slave module, the clear signal of the main module CS Clear is parallel input in the clear port CLR of the slave modules. The new selective circuit in the utility model is capable of selection of the connected module in series in the order of connection and unnecessary to adjust address.

Description

The selection circuit that slave module in accordance with connection sequence is selected

Technical field:

The utility model relates to a kind of by the selection circuit of primary module to selecting from module.

Background introduction:

Have a lot of electronic products all to adopt modular design now, make the configuration of product more flexible, the user can select easily.Generally, the module of this product can be divided into primary module (as: main control module, CPU module etc.) and from module (as: switching value input/output module, analog quantity input/output module etc.).Each module is connected in series.Each all has the address of oneself from module.The address signal that primary module transmits by the logical circuit on module, produces corresponding module select signal, thereby control is to the visit from module.The user can change the address from module by modes such as wire jumpers.Adopt this connected mode, before using product will to product from module the address is set, and must guarantee that the address do not repeat, cumbersome.And when increasing new module, also to be provided with one with current all from module address inequality, not too convenient.

Summary of the invention:

The utility model is for avoiding above-mentioned existing in prior technology weak point, and a kind of selection circuit that can select by the order of connection is provided.

The technical scheme that the utility model technical solution problem is adopted is:

The utility model selects the design feature of circuit to be: it is characterized in that single selection circuit from module is a d type flip flop, each d type flip flop from module is connected in series each other, constitute shift register, primary module unique one effectively select signal CS_Input by sequence delivery connected in series to selected from module, primary module clock signal C S_Clock is in parallel to insert respectively clock signal terminal CLK from module, and primary module reset signal CS_Clear is in parallel to insert respectively clear terminal CLR from module.

The utility model selects the control mode of circuit to be:

A, primary module CS_Clear be output " low " level earlier, and the Q end of all d type flip flops all is set to " low " level, and output " height " level again makes all d type flip flops can the normal delivery signal;

B, primary module CS_Input export " height " level, and from CS_Clock output " low " level;

C, individual from module if will visit n, earlier from CS_Clock output " height " level, then from CS_Clock and CS_Input output " low " level, so repeat n time, produce n rising edge at the CS_Clock end, unique " height " level is moved on to the Q end of n d type flip flop from module, thereby make this selection signal from module effective, primary module can conduct interviews from module to this;

D, after visit finishes, from CS_Clear output " low " level, the Q end of all d type flip flops all is set to " low " level, make all invalid from the selection signal of module.

The utility model is to utilize shift register, and unique of primary module is effectively selected signal, by sequence delivery connected in series to selected from module, make primary module to conduct interviews from module to this.

Compared with the prior art, the utility model beneficial effect is embodied in:

The utility model selects circuit can realize by the order of connection module connected in series being selected, and need not to be provided with the address.During use, only needing will be connected in series one by one from module, receive primary module at last again, by the order of connection module connected in series be selected to use.

Description of drawings:

Fig. 1 is that the utility model is from module syndeton block diagram.

Fig. 2 is that the utility model is from module connecting circuit structural representation.

Fig. 3 is the master and slave module of a utility model formation shift-register circuit connected in series structural representation.

Below by embodiment the utility model is further described:

Embodiment:

Primary module is with connected in series from module, as shown in Figure 1 in the present embodiment.Primary module output 3 control signal wire: CS_Clear, CS_Clock, CS_Input.From the connecting circuit of module as shown in Figure 2.Wherein P1 is an input socket, and P2 is an accessory power outlet, and chip SN74HC74N is a d type flip flop.

The principle of work of this connecting circuit: master and slave module is connected in series, enough become a shift-register circuit, by primary module whole shift circuit is controlled.As shown in Figure 3.

In the present embodiment, when the CS_Clear signal of primary module output was " low " level, the Q end of all d type flip flops all was " low " level; When the CS_Clear signal of primary module output was " height " level, the rising edge of each CS_Clock signal all can pass to the level signal of d type flip flop D end the Q end, thus the displacement that produces signal.The output terminal Q (or Q) of the d type flip flop from the module connecting circuit is as the selection signal from module.

The scope of application of this connecting circuit: be applicable to " one main many from " structure, module and circuit board connected in series.Particularly need by the product of the order of connection conducting interviews from module.

In concrete the enforcement: when using this connecting circuit, be not to use chip SN74HC74N.As long as several chip blocks couple together and can constitute shift register.For effective selection signal be " height " level from module, can obtain the selection signal from the Q end of d type flip flop; For effective selection signal be " low " level from module, can obtain the selection signal from the Q end of d type flip flop.

Claims

1, the selection circuit of slave module in accordance with connection sequence selection, it is characterized in that single selection circuit from module is a d type flip flop, each d type flip flop from module is connected in series each other, constitute shift register, primary module unique one effectively select signal CS_Input by sequence delivery connected in series to selected from module, primary module clock signal C S_Clock is in parallel to insert respectively clock signal terminal CLK from module, and primary module reset signal CS_Clear is in parallel to insert respectively clear terminal CLR from module.