CN2862534Y - Device utilizing pictures-in-pictures display in display unit - Google Patents

Device utilizing pictures-in-pictures display in display unit Download PDF

Info

Publication number
CN2862534Y
CN2862534Y CN 200520052977 CN200520052977U CN2862534Y CN 2862534 Y CN2862534 Y CN 2862534Y CN 200520052977 CN200520052977 CN 200520052977 CN 200520052977 U CN200520052977 U CN 200520052977U CN 2862534 Y CN2862534 Y CN 2862534Y
Authority
CN
China
Prior art keywords
signal
tablet
video
display
digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN 200520052977
Other languages
Chinese (zh)
Inventor
胡元刚
潘旭亮
戴侃
胡彬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Greatwall Information Industry Co Ltd
Changsha HCC Hiden Technology Co Ltd
Original Assignee
Greatwall Information Industry Co Ltd
Changsha HCC Hiden Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Greatwall Information Industry Co Ltd, Changsha HCC Hiden Technology Co Ltd filed Critical Greatwall Information Industry Co Ltd
Priority to CN 200520052977 priority Critical patent/CN2862534Y/en
Application granted granted Critical
Publication of CN2862534Y publication Critical patent/CN2862534Y/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Abstract

The utility model discloses a display device which can realize multiple picture-in-pictures displaying, comprising two or more images processors which are cascaded in turns through a digital-analog conversion device. Each of the said images processor is connected respectively to a microprocessor, a memory and a signal input unit. The last cascaded images processor connects to a video output unit through an output port. The utility model can process many video signal inputs and display multiple pictures which may be controlled separately in a display.

Description

On display, realize many picture-in-pictures device shown
Technical field
The utility model is mainly concerned with field of display devices, refers in particular to a kind of many picture-in-pictures device shown that realizes on display.
Background technology
Along with the continuous progress of electronic technology, the continuing to bring out of new material and new technology, Display Technique has also obtained significant progress.Exploration on display resolution ratio is more and more higher, and size is increasing, and this just makes watches a plurality of pictures to become possibility on display simultaneously.
At present, existing on the market display with picture-in-picture function, 18.1 cun LCD display L1810T and 15 cun LCD display L1510T as the lg electronics issue, the FP231W of the BenQ of Benq, satisfied the primary demand in market, but along with the expansion of application, the user to display effect more requirement has been proposed, existing display mainly has the following disadvantages: one, display of the prior art all can only show two pictures simultaneously, lacks the support that a plurality of pictures are shown simultaneously; Two, shown each the independent picture of display of the prior art in the position, aspect such as size, brightness can not control fully separately.
The utility model content
The technical problems to be solved in the utility model just is: at the technical problem that prior art exists, the utility model provides a kind of and can be used in the input of processing various video signal, also can make it showing a plurality of many picture-in-pictures of the realization device shown on display that can independently control picture on the display simultaneously.
In order to solve the problems of the technologies described above, the solution that the utility model proposes is: a kind of many picture-in-pictures device shown that realizes on display, it is characterized in that: it comprises two or more image processors, two or more image processors are by digiverter cascade successively, each image processor links to each other with a microprocessor, a memory and a signal input unit respectively, and wherein the last image processor of cascade links to each other with video output unit by output port successively.
Described signal input unit comprises analog signal tablet AIB, digital signal tablet DIB and video tablet IIB, and this analog signal tablet AIB, digital signal tablet DIB link to each other with tablet IMB plate respectively with video tablet IIB.
Described analog signal tablet AIB comprises signal receiving unit, vision signal amplifying unit, synchronizing signal processing unit and other peripheral circuits, signal receiving unit is used for receiving the RGB analog video signal, receives the RGB analog video signal and is sent on the tablet IMB plate by vision signal amplifying unit and synchronizing signal processing unit.
Described digital signal tablet DIB comprises signal receiving circuit, digital video receiver, high-low level control circuit, multiplex interface and decoupling circuit and other peripheral circuits, and decoupling circuit is used for powering to signal receiving circuit; The data that signal receiving circuit is used for receiving TMDS signal and high-low level control circuit after handling send image processor to by multiplex interface then; Digital video receiver is used for receiving digital signals, produces the DIB data by the multiplex interface that is connected with digital video receiver then, sends on the IMB plate.
Described video tablet IIB comprises signal receiving circuit, video processor, decoupling power supply circuits and multiplex interface and other peripheral circuits; Decoupling circuit is used for powering to signal receiving circuit; Vision signal and other data enter video processor by signal receiving circuit, produce the IIB data by multiplex interface and are sent on the tablet IMB plate.
Compared with prior art, advantage of the present utility model just is:
1, of the present utility modelly realizing on the display that many picture-in-pictures device shown makes the user watch several signals simultaneously on a display, and do not spending switching; Each road signal can be controlled separately, window size, and the position can single pixel adjustment; Each road signal can carry out the color adjustment respectively, can merge setting, meets consumers' demand to greatest extent;
2, the occasion that many picture-in-pictures of realization device shown can be used for watching simultaneously a plurality of pictures on display of the present utility model, needs according to the user, can VGA Display, three kinds of different compound modes of signal of DVI, VIDEO, make the user can be in the browsing page of one side, also can appreciate vision signal by the Video input, accomplish that really the work amusement neglects neither, a tractor serves several purposes, save cost, as the family expenses display, the user not only can appreciate the program of two-way VCD/DVD simultaneously, while more can see video disc, use computer to handle routine work; The Surveillance center that the utility model also can be used for command and control center or market, sub-district monitors multiple signals simultaneously, and the operator not be used between several displays and walks up and down, and not only reduces the space but also save cost; Hence one can see that, the utlity model has good versatility, and applied widely.
Description of drawings
Fig. 1 is the structural framing schematic diagram of the utility model embodiment;
Fig. 2 is the control principle framework schematic diagram of the utility model embodiment;
Fig. 3 is the principle framework schematic diagram of input mainboard IMB among the utility model embodiment;
Fig. 4 is the principle framework schematic diagram of analog signal tablet AIB among the utility model embodiment;
Fig. 5 is the principle framework schematic diagram of digital signal tablet DIB among the utility model embodiment;
Fig. 6 is the principle framework schematic diagram of video tablet IIB among the utility model embodiment;
Fig. 7 is the circuit theory partial schematic diagram one of input mainboard IMB among the utility model embodiment;
Fig. 8 is the circuit theory partial schematic diagram two of input mainboard IMB among the utility model embodiment;
Fig. 9 is the circuit theory partial schematic diagram three of input mainboard IMB among the utility model embodiment;
Figure 10 is the circuit theory partial schematic diagram four of input mainboard IMB among the utility model embodiment;
Figure 11 is the circuit theory schematic diagram of analog signal tablet AIB among the utility model embodiment;
Figure 12 is the circuit theory schematic diagram of digital signal tablet DIB among the utility model embodiment;
Figure 13 is the circuit theory schematic diagram of video tablet IIB among the utility model embodiment.
Marginal data
1, the first input signal end 2, the second input signal end
3, the 3rd input signal end 4, first image processor
5, second image processor 6, first memory
7, second memory 8, first microprocessor
9, second microprocessor 10, display
Embodiment
Below with reference to the drawings and specific embodiments the utility model is described in further details.
As depicted in figs. 1 and 2, a kind of many picture-in-pictures device shown that on display, realizes, it comprises two or more image processors, two or more image processors are by digiverter cascade successively, each image processor links to each other with a microprocessor, a memory and a signal input unit respectively, and wherein the last image processor of cascade links to each other with video output unit by output port successively.Signal input unit comprises analog signal tablet AIB, digital signal tablet DIB and video tablet IIB.The method that the utility model adopts is: at first adopt the method for cascade that a plurality of image processors are connected in turn, each image processor all links to each other with a memory, each image processor will be kept in the coupled memory after will synthesizing by certain algorithm by the input signal that input port receives, produce corresponding clock signals according to received signal format then, the row field sync signal, read data in the coupled memory simultaneously and send into the image processor of coupled next cascade, to last image processor, last image processor is sent to signal on the display 10 by corresponding clock signals and row field sync signal and shows signal successively.Present embodiment is an example with two image processors, first image processor 4 connects second image processor 5, first image processor 4 is undertaken certain algorithm to the signal that enters from the first input signal end 1 and the second input signal end 2 by first microprocessor 8 and is kept at the first memory 6 after synthetic, produce corresponding clock signal according to signal format then, the row field sync signal, the data that read simultaneously in the first memory 6 are sent into 5 processing of second image processor respectively.Second image processor 5 is connected with first image processor 4, it is undertaken the signal that is entered by first image processor 4 and the 3rd input signal end 3 to be kept in the second memory 7 after certain algorithm synthesizes by second microprocessor 9, and the data that read in the second memory 7 according to connect screen type are sent display 10 then.At this wherein, first memory 6 and second memory 7 all are used to preserve data, play data buffering.
Specifically, as shown in Figure 2, the rgb signal of first image processor 4, Hang Chang (H/V) synchronizing signal, clock DCLK output to RGB input, row (H/V) synchronizing signal, the clock DCLK of second image processor 5 respectively.First image processor 4 receives the signal of the first input signal end 1 and the second input signal end 2 from input, be kept in the first memory 6 after the two-way input signal being handled by certain algorithm by first microprocessor 8, produce row (H/V) synchronizing signal, clock DCLK output according to the required signal format that outputs to second image processor 5 then, read data in the first memory 6 simultaneously and send into the RGB passage respectively and output to second image processor 5 and handle.Second image processor 5 receives the signal that input signal and the 3rd input signal end 3 from first image processor 4 transmit, be kept in the second memory 7 after the two-way input signal being handled by certain algorithm by second microprocessor 9, the specification according to connecing screen outputs in the display 10 then.
As Fig. 3, Fig. 7, Fig. 8, Fig. 9 and shown in Figure 10, device of the present utility model is all integrated to be located on the IMB interface motherboard, this IMB interface motherboard is made up of image processor, microprocessor, memory, digital visual interface etc., finish functions such as various Digital Video Processing, character stack, signalling channel switching, its critical piece is two image processor MX88L285 cascade, accept numeral or simulation or vision signal respectively, be connected with analog to digital converter AD9888 by a digital to analog converter ADV7123 therebetween.Can be divided into two working portions as shown in the figure, its operation principle is basic identical.At first select the classification of tablet according to the classification of input signal, three kinds of digital signal tablet DIB, analog signal tablet AIB, video tablet IIB are arranged respectively, convert the digital video signal of analog video signal, TMDS or LVDS interface, the TV signal of standard to the RGB serial data stream respectively, export to image processor.Program, processing that microprocessor is responsible among the fetch program register MX29F002 show OSD system and some serial datas and output it to image processor at screen.Image processor receives above input signal, is stored in then to carry out metadata cache among the SDRAM, handles and output to display by low-voltage differential signal LVDS controller at last.Digital signal tablet DIB, analog signal tablet AIB, video tablet IIB are connected to the IMB motherboard by 0.635mm high speed plugs and sockets, be input to two graphic process unit MX88L285 respectively, simultaneously the program among the program register MX29F002, show that at screen OSD system and some serial datas also export to image processor by microprocessor, image processor is connected to FLASH and carries out metadata cache, and be connected to low-voltage differential signal LVDS controller, be connected to display 10 at last.
As Fig. 4 and shown in Figure 11, AIB analog input plate comprises signal receiving unit, vision signal amplifying unit, synchronizing signal processing unit and other peripheral circuits, be used to receive the RGB analog video signal, convert thereof into the RGB serial data stream, be convenient to the IMB module and carry out Digital Video Processing.The computer mould analog signal is connected to the DSUB interface of 15 cores by vision cable, is converted to 24 digital signal by an AD conversion chip AD9888 then, is connected on the IMB plate.
As Fig. 5 and shown in Figure 12, DIB numeral tablet comprises signal receiving circuit, digital video receiver SIL161, high-low level control circuit, multiplex interface MUX, decoupling circuit and other peripheral circuits.Receiver is powered by decoupling circuit, receive the TMDS signal, receive the data of handling through the high-low level control circuit such as clock polarity control, odd and even data control, the control of clock form, pixel selection and drive strength selection simultaneously, the parallel rgb signal of output, clock signal, input control synchronously etc. are all passed through MUX and are converted into the RGB serial data stream, are convenient to the IMB module and carry out Digital Video Processing.Digital signal inserts 28 core DVI sockets, be converted into the TMDS signal and insert digital video receiver SIL161, the DC/DC converter provides 3.3V voltage to digital video receiver by decoupling circuit, utilize high-low level that receiver is realized clock polarity control simultaneously, odd and even data output control, the control of clock form, pixel selection and drive strength are selected.Be connected to multiplex interface MUX by digital video receiver, produce the DIB data, send on the IMB plate.
As Fig. 6 and shown in Figure 13, IIB video tablet comprises signal receiving circuit, video processor VPC3230, decoupling power supply circuits, multiplex interface MUX and other peripheral circuits.Vision signal enters video processor by receiving circuit, also have serial clock signal and serial data simultaneously, obtain carrier chrominance signal, luminance signal, chroma luminance clock status, interlacing scan and dynamic video data etc. after the processing, be converted into the RGB serial data stream through multiplex interface at last, be convenient to the IMB module and carry out Digital Video Processing.TV signal links to each other with BNC connector by vision cable, input video processor VPC3230.The DC/DC converter provides 3.3V voltage to video processor by decoupling circuit, and video processor produces 16 digital signal input multiplex interface MUX, produces the IIB data and exports on the IMB plate.

Claims (5)

1, a kind of many picture-in-pictures device shown that on display, realizes, it is characterized in that: it comprises two or more image processors, two or more image processors are by digiverter cascade successively, each image processor links to each other with a microprocessor, a memory and a signal input unit respectively, and wherein the last image processor of cascade links to each other with video output unit by output port successively.
2, many picture-in-pictures device shown that on display, realizes according to claim 1, it is characterized in that: described signal input unit comprises analog signal tablet AIB, digital signal tablet DIB and video tablet IIB, and this analog signal tablet AIB, digital signal tablet DIB link to each other with tablet IMB plate respectively with video tablet IIB.
3, many picture-in-pictures device shown that on display, realizes according to claim 2, it is characterized in that: described analog signal tablet AIB comprises signal receiving unit, vision signal amplifying unit, synchronizing signal processing unit and other peripheral circuits, signal receiving unit is used for receiving the RGB analog video signal, receives the RGB analog video signal and is sent on the tablet IMB plate by vision signal amplifying unit and synchronizing signal processing unit.
4, many picture-in-pictures device shown that on display, realizes according to claim 2, it is characterized in that: described digital signal tablet DIB comprises signal receiving circuit, digital video receiver, high-low level control circuit, multiplex interface and decoupling circuit and other peripheral circuits, and decoupling circuit is used for powering to signal receiving circuit; The data that signal receiving circuit is used for receiving TMDS signal and high-low level control circuit after handling send image processor to by multiplex interface then; Digital video receiver is used for receiving digital signals, produces the DIB data by the multiplex interface that is connected with digital video receiver then, sends on the IMB plate.
5, many picture-in-pictures device shown that on display, realizes according to claim 2, it is characterized in that: described video tablet IIB comprises signal receiving circuit, video processor, decoupling power supply circuits and multiplex interface and other peripheral circuits; Decoupling circuit is used for powering to signal receiving circuit; Vision signal and other data enter video processor by signal receiving circuit, produce the IIB data by multiplex interface and are sent on the tablet IMB plate.
CN 200520052977 2005-12-31 2005-12-31 Device utilizing pictures-in-pictures display in display unit Expired - Lifetime CN2862534Y (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200520052977 CN2862534Y (en) 2005-12-31 2005-12-31 Device utilizing pictures-in-pictures display in display unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200520052977 CN2862534Y (en) 2005-12-31 2005-12-31 Device utilizing pictures-in-pictures display in display unit

Publications (1)

Publication Number Publication Date
CN2862534Y true CN2862534Y (en) 2007-01-24

Family

ID=37660164

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200520052977 Expired - Lifetime CN2862534Y (en) 2005-12-31 2005-12-31 Device utilizing pictures-in-pictures display in display unit

Country Status (1)

Country Link
CN (1) CN2862534Y (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100359930C (en) * 2005-12-30 2008-01-02 长城信息产业股份有限公司 Method for realizing multiple picture-in-picture display on display device and apparatus thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100359930C (en) * 2005-12-30 2008-01-02 长城信息产业股份有限公司 Method for realizing multiple picture-in-picture display on display device and apparatus thereof

Similar Documents

Publication Publication Date Title
EP3134804B1 (en) Multiple display pipelines driving a divided display
CN102097050B (en) A kind of apparatus and method realizing display seamless switching
US9374534B2 (en) Display and method for displaying multiple frames thereof
JP2002518710A (en) Multi-source video distribution hub
CN201754604U (en) Television deck module and TV set
CN100359930C (en) Method for realizing multiple picture-in-picture display on display device and apparatus thereof
CN101052125A (en) Adaptive multi picture dividing device
WO2022095328A1 (en) Driver chip, display screen, and display apparatus
US20030112248A1 (en) VGA quad device and apparatuses including same
CN205071234U (en) 3D shows shields mosaicing processing ware more
CN104092969A (en) Television wall splicing system and method based on Display Port
WO2008154790A1 (en) Assembled circuit module of a lcd large- screen and control method thereof
US20170323419A1 (en) Systems and methods for time shifting tasks
CN201359839Y (en) Image-enhanced screen splicing system
CN102905080A (en) Equipment and method for implementing twin-channel video output by single processor
CN107529024A (en) Multifunctional image video switch boards
CN2862534Y (en) Device utilizing pictures-in-pictures display in display unit
CN111554248A (en) Liquid crystal display chip
CN106878650A (en) A kind of DVI to VGA video change-over devices and its method
KR100468209B1 (en) Electric bulletin board for processing image with variety characteristic and scaling
CN1578393A (en) Method and apparatus for image frame synchronization
CN202221645U (en) Eight-channel high-definition image display device
CN2876893Y (en) High grade digital display interface converting card device for computer
CN206596114U (en) A kind of DVI to VGA video change-over devices
US8055077B2 (en) R/T display compression preserving intensity information

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
AV01 Patent right actively abandoned

Effective date of abandoning: 20080102

C25 Abandonment of patent right or utility model to avoid double patenting