CN2371599Y - Controller for making one computer drive multiple printers - Google Patents
Controller for making one computer drive multiple printers Download PDFInfo
- Publication number
- CN2371599Y CN2371599Y CN 98249999 CN98249999U CN2371599Y CN 2371599 Y CN2371599 Y CN 2371599Y CN 98249999 CN98249999 CN 98249999 CN 98249999 U CN98249999 U CN 98249999U CN 2371599 Y CN2371599 Y CN 2371599Y
- Authority
- CN
- China
- Prior art keywords
- module
- printer
- signal
- links
- controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Programmable Controllers (AREA)
Abstract
The utility model relates to a controller for making one computer drive a plurality of printers. The utility model is manufactured by a programmable logic device, the design of the uses a hardware description language or patterns as an input tool, and adopts a method from top to bottom. Through the design of the device, the programmable logic device comprises a chip selection signal read-in module, an indicating lamp control module, a printer state read-in module and a control signal output module. The primary member of the controller is only a programmable logic device and circuit is simple, and thus the utility model has the advantages of high reliability and low cost. The utility model can be combined with a computer and a printer, which can improve efficiency for work with strong real-time property and heavy printing task.
Description
The utility model belongs to and the matching used printer controller of computing machine, particularly a kind ofly makes a computer drives plurality of printers carry out the controller of real time print.
The single user computer of existing structure and the configuration mode of printer are " one are with one ", and promptly computing machine drives a printer job (or say a printer be a Computer Service).This configuration mode is made troubles to work in some occasion, also can reduce the utilization factor of computing machine simultaneously and increase installation cost.In order to change the configuration mode of computing machine and printer, it is that the patented claim of CN1095173A discloses a kind of computer printer controller that Chinese patent ZL92233945.7 provides a kind of printer buffer shared device, Chinese patent ZL94240723.7 that a kind of serial communication printer share service device, publication number are provided, and its technical scheme all is to realize printer of many computer utility by shared device or share service device or controller.
The purpose of this utility model is to overcome the deficiencies in the prior art, a kind of controller that makes a computer drives plurality of printers is provided, so that make the configuration mode diversification more of computing machine and printer, thereby satisfy the heavier requirements of one's work of print out task such as real time print several data form on a computing machine.
The purpose of this utility model is achieved in that utilizes the characteristics CONTROLLER DESIGN that the computer data processing speed is fast, printer operating speed is slow, connect computing machine and plurality of printers by controller, the identical or different file that print is sent into different printers respectively.Be that order is finished for the computing machine print out task like this, printer then is concurrent working.
The controller that the utility model provides is made by programmable logic device (PLD), designs is an input tool with hardware description language (as VHDL, AHDL, Verilog etc.) or figure, employing from the top and under method, software adopts the VC++ language to be compiled into executable file.By designs, contain chip selection signal on the programmable logic device (PLD) and read in module, pilot lamp control module, printer modes and read in module and control signal output module.The connection of above-mentioned each module is as follows with the signal transfer mode: the input end that chip selection signal reads in module links to each other with the output terminal of parallel port of computer, receive latch signal and chip selection signal, read in and leave in chip selection signal in the internal signal at the rising edge of latch signal; The input end of pilot lamp control module selects signal to read in the output terminal of module by internal signal wire contact pin, and the pilot lamp of its each printer duty of output termination sign provides the duty of corresponding printer according to internal signal; The input end that printer modes reads in module links to each other with each printer and links to each other by the output terminal that internal signal wire and chip selection signal read in module, its output terminal links to each other with the input end of parallel port of computer, under internal signal control with the feedback of status of selected printer to computing machine; The input end of control signal output module links to each other with the output terminal of parallel port of computer, and its output terminal links to each other with each printer, under the control of internal signal the control signal of computing machine is delivered to each printer.
The programmable logic device (PLD) that the utility model adopts does not require the speed of chip, as long as I/O is greater than 40, capacity gets final product greater than 1800.
Concrete structure of the present utility model is provided by following embodiment and accompanying drawing thereof.
Fig. 1 is a kind of structured flowchart of controller provided by the utility model;
Fig. 2 is the wiring layout of controller provided by the utility model and parallel port of computer, each printer and pilot lamp;
Fig. 3 is a kind of circuit diagram of controller provided by the utility model.
Embodiment:
Controller in the present embodiment adopts the EMP7096-15 programmable logic device (PLD) of the MAX7000 series of ALTERA company to make, the design of VHDL hardware description language, its structure is as shown in Figure 1: contain chip selection signal on the programmable logic device (PLD) 5 and read in module 1, pilot lamp control module 2, printer modes are read in module 3 and control signal output module 4.The particular circuit configurations of above-mentioned each module is as shown in Figure 3: chip selection signal reads in module 1 to be made up of two d type flip flops 10 and four impact dampers 9, four impact dampers are connected to the input end and the output terminal of two d type flip flops, latch signal CLK enters the clock end of d type flip flop by impact damper, chip selection signal SEL enters the D end of d type flip flop by impact damper, under the control of latch signal CLK, chip selection signal SEL is read in the internal signal; Pilot lamp control module 2 is made up of one two input rejection gate 14,15 and four impact dampers 9 of three two inputs and doors, four impact dampers are connected on two input rejection gates and the output terminal of two inputs with door respectively, and the internal signal that chip selection signal reads in two impact dampers outputs of module 1 produces pilot lamp control signal PRT-STATUS through three two inputs and door and one two combinational logic of importing rejection gate; Printer modes reads in module 3 and selects a circuit 11 and eight impact dampers 9 to form by four four, eight impact dampers are connected to four four input end and the output terminals that select a circuit, status signal PIN1, the PIN2 of 4 printers, PIN3, PIN4 enter four four by impact damper 9 respectively and select a circuit, under the control of internal signal, switch, with selected printer modes POUT input computing machine; Control signal output module 4 is made up of six three inputs or door 12, two comparers 13 and ten impact dampers 9, per three three inputs or door, a comparer connect into a control circuit, two impact dampers are connected on the input end on two control roads, eight impact dampers are connected on the output terminal of six three inputs or door and two comparers respectively, the control signal CSTB of computing machine, CI-NI enter two control circuits respectively by impact damper, and these two control signals and internal signal output to each printer through after three three inputs or door and the computing of comparer.The assembling mode of controller and parallel port of computer 8, each printer 7 and pilot lamp 6 is as shown in Figure 2: controller links to each other with parallel port of computer 8 by the standard print cable; Printer 7 is four, links to each other with controller by the standard print cable respectively; Pilot lamp 6 is 4, is installed on the controller.
Concrete structure of the present utility model is not limited to the foregoing description, and for example: the platform number of printer is not limit, can be Liang Tai, three, five, Programmable logic device (PLD) can also be selected MAX5000 series, the MAX9000 series of ALTERA company, 1000 series of LATTICE company, 2000 series, 3000 series, the XC9500 series of XILINX company for use; The programmable logic device (PLD) design can also be adopted AHDL, Verilog hardware description language.
The utlity model has following advantage:
1. main member only is that a PLD and circuit are simple, thereby reliability height, cost are low.
2. designs adopts hardware description language or figure as input tool, and is quick, easy, production efficiency is high.
3. a computer can drive plurality of printers work, can effectively increase work efficiency, satisfy real-time, The requirements of one's work that print out task is heavy.
Claims (2)
1. controller that can make a computer drives plurality of printers, it is characterized in that this controller made by programmable logic device (PLD) (5), containing chip selection signal on the programmable logic device (PLD) (5) reads in module (1), pilot lamp control module (2), printer modes and reads in module (3) and control signal output module (4)
The input end that chip selection signal reads in module (1) links to each other with the output terminal of parallel port of computer, receives latch signal and chip selection signal, and chip selection signal is read in and leaves in the internal signal at the rising edge of latch signal,
The input end of pilot lamp control module (2) selects signal to read in the output terminal of module (1) by internal signal wire contact pin, and its output termination identifies the pilot lamp (6) of each printer duty, provides the duty of corresponding printer according to internal signal,
The input end that printer modes reads in module (3) links to each other with each printer (7) and links to each other by the output terminal that internal signal wire and chip selection signal read in module (1), its output terminal links to each other with the input end of parallel port of computer, under internal signal control with the feedback of status of selected printer to computing machine
The input end of control signal output module (4) links to each other with the output terminal of parallel port of computer and links to each other by the output terminal that internal signal wire and chip selection signal read in module (1), its output terminal links to each other with each printer (7), under the control of internal signal the control signal of computing machine is delivered to each printer.
2. controller according to claim 1, the I/O mouth that it is characterized in that programmable logic device (PLD) (5) is greater than 40, and capacity is greater than 1800.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 98249999 CN2371599Y (en) | 1998-12-30 | 1998-12-30 | Controller for making one computer drive multiple printers |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 98249999 CN2371599Y (en) | 1998-12-30 | 1998-12-30 | Controller for making one computer drive multiple printers |
Publications (1)
Publication Number | Publication Date |
---|---|
CN2371599Y true CN2371599Y (en) | 2000-03-29 |
Family
ID=33994602
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 98249999 Expired - Fee Related CN2371599Y (en) | 1998-12-30 | 1998-12-30 | Controller for making one computer drive multiple printers |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN2371599Y (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100413695C (en) * | 2004-10-15 | 2008-08-27 | 迪默公司 | Control of dual printing mechanisms |
-
1998
- 1998-12-30 CN CN 98249999 patent/CN2371599Y/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100413695C (en) * | 2004-10-15 | 2008-08-27 | 迪默公司 | Control of dual printing mechanisms |
CN101412326B (en) * | 2004-10-15 | 2012-02-15 | 桑福德有限合伙公司 | Method for printing tag, printing device, method and device for control of printing mechanisms |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN202084028U (en) | Modularized multi-serial port expanding device | |
CN109815619B (en) | Method for converting synchronous circuit into asynchronous circuit | |
CN201667011U (en) | Embedded multi-input multi-output data acquisition template | |
CN2371599Y (en) | Controller for making one computer drive multiple printers | |
CN110753424B (en) | Driving circuit defined by pins based on LED driving chip | |
CN117111573A (en) | Distributed test system and method for servo mechanism | |
CN101751115B (en) | Method for solving data transmission matching of DSP and low-speed output device | |
CN107315703A (en) | Double priority level control type fair arbitration device | |
CN112989748A (en) | Integrated circuit capable of reducing wiring quantity | |
CN210721103U (en) | Circuit structure for realizing multi-path output control of single processor | |
CN1324706C (en) | Multifunctional pin circuit | |
CN207571741U (en) | Clock Tree unit, clock network structure and FPGA timing topologies | |
CN209570837U (en) | A kind of digital output card | |
CN209015145U (en) | A kind of information output apparatus | |
CN112947232A (en) | Multifunctional control panel | |
CN205068377U (en) | High -speed SPI bus expander circuit of high reliability | |
CN101521124A (en) | Programmable delay relay | |
CN207764780U (en) | printer core control system based on FPGA | |
CN201184970Y (en) | Embedded board for acquiring data of watercraft engine compartment | |
CN201503684U (en) | LED display device and drive circuit thereof | |
CN213987221U (en) | ARINC429 communication circuit module for aviation controller | |
CN2585488Y (en) | Multi-functional base pin circuit | |
CN201589769U (en) | Ion chromatography data collection device | |
CN205594375U (en) | Communication system based on PLC | |
CN108628793A (en) | SPI communication circuit and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C19 | Lapse of patent right due to non-payment of the annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |