CN221615486U - Display substrate, display panel and display device - Google Patents

Display substrate, display panel and display device Download PDF

Info

Publication number
CN221615486U
CN221615486U CN202323239707.1U CN202323239707U CN221615486U CN 221615486 U CN221615486 U CN 221615486U CN 202323239707 U CN202323239707 U CN 202323239707U CN 221615486 U CN221615486 U CN 221615486U
Authority
CN
China
Prior art keywords
display substrate
display
distance
source driving
flexible circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202323239707.1U
Other languages
Chinese (zh)
Inventor
张昌
武艳平
喻勇
贾群
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Beijing BOE Technology Development Co Ltd
Chongqing BOE Display Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Beijing BOE Technology Development Co Ltd
Chongqing BOE Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Beijing BOE Technology Development Co Ltd, Chongqing BOE Display Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN202323239707.1U priority Critical patent/CN221615486U/en
Application granted granted Critical
Publication of CN221615486U publication Critical patent/CN221615486U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

The present disclosure provides a display substrate, a display panel, and a display device. The display substrate comprises a display area and a frame area arranged around the display area, and the display area is provided with a plurality of pixels; the frame region comprises a grid driving circuit positioned on at least one side of the frame region and used for providing grid driving signals for a plurality of pixels; a source driving circuit located at a first side of the frame region adjacent to the at least one side for providing display signals to the plurality of pixels; the source driving circuit comprises a plurality of source driving chips which are sequentially arranged on the first side of the frame area along the first direction; and a first distance in the first direction between two adjacent source driving chips closest to the gate driving circuit is smaller than a second distance between two adjacent source driving chips closest to a center line of the display region in the first direction among the plurality of source driving chips.

Description

Display substrate, display panel and display device
Technical Field
The utility model relates to the field of display, in particular to a display substrate, a display panel and a display device.
Background
With the continuous development of AMOLED (Active-Matrix Organic Light-Emitting Diode), medium-large-size flexible display based on AMOLED will be a development trend in the coming years, and with the development of new technology, for example, how to reduce the load resistance of the signal transmission path to ensure the uniformity of signal transmission loss, how to reduce the size of the display substrate, etc. are problems to be solved by those skilled in the art.
Disclosure of utility model
The present application is directed to solving at least one of the technical problems of the prior art, and provides a display substrate, a display panel, and a display device capable of reducing a lateral size of a row direction printed circuit board for providing various driving signals and increasing a signal trace width provided for a gate driving circuit to alleviate a problem of an excessive load resistance.
A first aspect of the present application provides a display substrate, including a display area and a frame area disposed around the display area, wherein the display area is provided with a plurality of pixels; the frame area includes: a gate driving circuit located on at least one of opposite sides of the frame region for providing gate driving signals to the plurality of pixels; and a source driving circuit located at a first side of the frame region adjacent to the at least one side, for providing display signals to the plurality of pixels, the source driving circuit including a plurality of source driving chips sequentially arranged along a first direction at the first side of the frame region; and a first distance in a first direction between two adjacent source driver chips closest to the gate driver circuit is smaller than a second distance between two adjacent source driver chips closest to a center line of the display region in the first direction among the source driver chips.
In some embodiments, the display substrate further comprises a plurality of flexible circuit boards and signal boards; the plurality of flexible circuit boards are positioned on the first side of the frame area and on one side of the source driving circuit, which is far away from the display area, and are electrically connected with the plurality of source driving chips in a one-to-one correspondence manner; and the signal board is positioned at a first side of the frame area and at a side of the plurality of flexible circuit boards away from the display area, and is electrically connected with the plurality of flexible circuit boards to provide signals from the signal board to the source driving circuit and the gate driving circuit through the plurality of flexible circuit boards; wherein an orthographic projection of an edge of the signal plate closest to the gate driving circuit on the first side of the display substrate is closer to a center line of the display region in the first direction than an orthographic projection of an edge of the plurality of flexible circuit boards closest to the gate driving circuit on the first side of the display substrate.
In some embodiments, an orthographic projection of an edge of the signal plate closest to the gate drive circuit on the first side of the display substrate is between an orthographic projection of an edge of the plurality of flexible circuit boards closest to the gate drive circuit on the first side of the display substrate and an orthographic projection of an edge of the plurality of source drive chips closest to the gate drive circuit on the first side of the display substrate.
In some embodiments, the display substrate further includes at least one set of leads respectively corresponding to the at least one side, wherein each set of leads includes a plurality of leads that lead from its corresponding source driver chip to its corresponding flexible circuit board where the leads extend a first length along the first direction and are electrically connected to the corresponding gate driver circuits.
In some embodiments, each set of leads includes at least three sections including a first section extending from the corresponding source driver chip to the corresponding flexible circuit board along a second direction substantially intersecting the first direction, a second section extending in the corresponding flexible circuit board along the first direction, and a third section extending from the flexible circuit board in the second direction and then electrically connected to the corresponding gate driver circuit for level-converting a driving signal from an associated gate driver circuit in the signal board by the corresponding source driver chip and sequentially passing through the first section, the second section, and the third section for transmission to the gate driver circuit; and a first width of each lead in the first section in a first direction and/or a second width of each lead in the second section along the second direction is greater than a third width of each lead in the third section along the first direction.
In some embodiments, the first width is equal to the second width.
In some embodiments, the at least three sections further include a fourth section having one end connected to a position between the first section and the second section and the other end connected to the flexible circuit board for testing the level-converted signal of the corresponding source driving chip.
In some embodiments, a fourth width of each lead in the fourth section along the second direction is equal to the second width and/or third width.
In some embodiments, the at least one side includes opposing third and fourth sides, the gate drive circuit includes a first gate drive array disposed on the third side and a second gate drive array disposed on the fourth side, respectively; the distance between two source electrode driving chips closest to the third side in the plurality of source electrode driving chips is a first distance a1, the distance between two source electrode driving chips closest to the fourth side is a third distance a2, and the distance between two adjacent source electrode driving chips closest to the central line of the display area in the first direction in the source electrode driving chips is a second distance b; and the first distance, the third distance, and the second distance satisfy the relationship: a1< b and a2< b.
In some embodiments, the first distance, the second distance, and the third distance satisfy the relationship: a1 =a2=kb, where K ranges from 1/4 to 3/4.
In some embodiments, the distance between two adjacent source driver chips is greater the closer to the center line among the plurality of source driver chips.
In some embodiments, in the plurality of source driving chips, a distance between two adjacent source driving chips except for a distance between two adjacent source driving chips closest to a center line of the display area in the first direction is a second distance b, and the distances between the other adjacent two source driving chips in the first direction are all a first distance a1, wherein a1< b.
In some embodiments, a width of an orthographic projection of a first flexible circuit board closest to the third side and a sixth flexible circuit board closest to the fourth side of the plurality of flexible circuit boards in the first direction is greater than a width of an orthographic projection of each of the other flexible circuit boards in the first direction.
A second aspect of the present application provides a display panel, which includes the display substrate of the above embodiment and a color film substrate opposite to the display substrate.
A third aspect of the present application provides a display device including the display panel of the above embodiment.
Drawings
The accompanying drawings are included to provide a further understanding of embodiments of the disclosure, and are incorporated in and constitute a part of this specification, illustrate embodiments of the disclosure and together with the description serve to explain the disclosure, without limitation to the disclosure. The above and other features and advantages will become more readily apparent to those skilled in the art by describing in detail exemplary embodiments with reference to the attached drawings, in which:
FIG. 1 is a schematic diagram of a related art OLED display substrate;
FIG. 2 is a schematic diagram of a portion of a wiring of an OLED display substrate according to the related art;
FIG. 3 is an enlarged schematic diagram of the A-side wiring of the OLED display substrate according to the related art;
FIG. 4 is a schematic structural diagram of an OLED display substrate according to an embodiment of the present disclosure;
FIG. 5 is a schematic structural diagram of an OLED display substrate according to an embodiment of the present disclosure;
FIG. 6 is a schematic diagram of a portion of an OLED display substrate according to an embodiment of the present disclosure; and
Fig. 7 is a schematic diagram of a method for routing at B of an OLED display substrate according to an embodiment of the disclosure.
Detailed Description
In order to enable those skilled in the art to better understand the technical solutions of the present disclosure, a display substrate and a display device provided by the present disclosure are described in further detail below with reference to the accompanying drawings and exemplary embodiments.
The shapes and sizes of the various components in the drawings are not to scale, but are merely intended to facilitate an understanding of the contents of the embodiments of the present utility model.
It will be understood that, although the terms "first," "second," "third," etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. For example, a first element could be termed a second element, a third element, etc., and, similarly, a second element could be termed a first element, a third element, etc., without departing from the scope of the present disclosure.
It should be noted that, hereinafter, the first direction and the second direction may be any directions, the first direction and the second direction intersect, for example, the display substrate includes a first side AS and a second side BS opposite to each other, and a third side CS and a fourth side DS opposite to each other, where the first side AS is connected between the third side CS and the fourth side DS, the first direction may be an extending direction (for example, a row direction) of the first side AS of the display substrate, the second direction may be an extending direction (for example, a column direction) of the third side CS of the display substrate, and for convenience of description, the first direction is a row direction (X direction) parallel to the lower side of the display substrate, the second direction is a column direction (Y direction) parallel to the right side of the display substrate, and the first direction and the second direction are perpendicular or approximately perpendicular to each other.
The embodiments of the present disclosure are not limited to the embodiments shown in the drawings, but include modifications of the configuration formed based on the manufacturing process. Thus, the regions illustrated in the figures have schematic properties and the shapes of the regions illustrated in the figures illustrate the particular shapes of the regions of the elements, but are not intended to be limiting.
The current large-size AMOLED system is mostly composed of a timing controller TCON (Timing controller, timing controller, which includes a circuit board PCBA) and several SIC (Source driver chip, source IC). As shown in fig. 1 and 2, in the conventional design, in order to satisfy the uniformity of the load resistance (RC loading) of each channel, a plurality of Source driver chips Source ICs are uniformly distributed on the lower side of the display substrate and sequentially arranged along the lateral direction of the display substrate, gate driver circuit GOA units are located on both sides of the display substrate, and signals (simply called required GOA signals) of the required gate driver circuits GOA outputted from the timing controller TCON are outputted from the Outer Lead Bonding (OLB) terminals of the Source driver chips SIC to the gate driver circuit GOA units on both sides of the display substrate after being level-converted by the Source driver chips SIC. The lateral direction (X direction, first direction X) size of the signal board PCBA of the timing controller TCON is limited by the layout of the source driving chip SIC, the X direction size of the display substrate connector, the flexible circuit board (FPC) distribution and RC loading that connects the source driving chip and the signal board PCBA, and the like. Therefore, in order to reduce the size of the printed circuit board PCBA in the X direction, etc., it is a technical problem facing those skilled in the art.
Currently, in order to make the frame narrower, the design of the display substrate reduces the width of the lower side of the display substrate in the longitudinal direction (Y direction) as much as possible, so that the wires of the required GOA signals from the source driving chip SIC to the gate driving circuit units on both sides of the display substrate are very thin, as shown at a in fig. 2 and 3. Specifically, as shown in fig. 3, the total width T of the wirings in the Y direction (second direction Y) is small due to the limitation of the width of the lower side of the display substrate in the longitudinal direction, resulting in a thin each of the wirings. Since the wiring is thin, the load resistance RC loading is large, and the distance between the source driving chip SIC closest to the side of the display substrate in the X direction and the side is D. In this case, if the source driving chip SIC is shifted toward the center, the width of the signal plate at the corresponding position thereof in the X direction cannot be reduced. That is, in the related art, since the source driving chip SIC cannot be shifted toward the center, the load resistance is greater as the shift is farther from the gate driving circuits GOA on both sides of the display substrate. Therefore, when the edge source driver chip SIC cannot be moved toward the center, the width of the signal board PCBA in the X direction cannot be reduced.
Based on this, a first aspect of the embodiments of the present disclosure provides a display substrate, which may solve at least part of the above problems. Specifically, as shown in fig. 4, the display area AA of the display substrate provided in the present disclosure includes a plurality of pixels arranged in an array, for example, pixels of each three different colors, such as a red pixel (R in fig. 4), a green pixel (G in fig. 4), and a blue pixel (B in fig. 4), which form one pixel unit; it should be noted that, in the embodiments of the present disclosure, the color of the pixel may be determined according to the color of the light emitting device in each pixel; for example: the light emitted by the light emitting device is red, and the pixel is referred to as a red pixel; of course, if the light emitting colors of the light emitting devices in the display substrate are the same, for example, the light emitted by the light emitting devices is white light, at this time, the color of the color film in the color film substrate opposite to the display substrate is determined according to the display panel to which the display substrate is applied; for example: the color of the color film on the color film substrate corresponding to a certain pixel is red, and the pixel is called as a red pixel. FIG. 4 shows a specific structure of an exemplary display substrate; the display substrate includes a plurality of columns of DATA lines DATA extending in a first direction (e.g., X direction in fig. 4), a plurality of rows of GATE lines GATE extending in a second direction (e.g., Y direction in fig. 4), the GATE lines GATE and the DATA lines DATA being disposed to intersect and define pixels at intersecting positions; each pixel in the same row is connected to the same GATE line GATE, and each pixel in the same column is connected to the same DATA line DATA.
It should be noted that, the display substrate provided in the embodiments of the present disclosure may be any shape, for example, rectangular, circular, hexagonal, etc., and for convenience of description, the display substrate is rectangular. The rectangular display substrate includes a first side AS and a second side BS disposed opposite to each other, and a third side CS and a fourth side DS disposed opposite to each other, and the first side AS is a lower side, the second side BS is an upper side, the third side CS is a left side, and the fourth side DS is a right side.
AS shown in fig. 4, the display area of the display substrate is a frame area BB, and specifically includes a first side AS and a second side BS opposite to each other, and a third side CS and a fourth side DS opposite to each other. The third side CS and the fourth side DS are each provided with a GATE driving Array (GATE DRIVER on Array, GOA) connected to a plurality of GATE lines GATE to supply GATE driving signals to the respective GATE lines GATE, but the present disclosure is not limited thereto, and for example, one-side driving may be implemented by providing the GATE driving Array on only one of the third side CS and the fourth side DS. The first side AS is a side to which a plurality of source driving chips SIC for providing display signals to a plurality of DATA lines DATA, a flexible circuit board FPC, and a timing controller TCON (for example, including a circuit board PCBA extending along a first direction X AS shown in fig. 4) are connected, and other components, such AS connectors for connecting the plurality of source driving chips SIC to the corresponding DATA lines DATA, may be further provided, which is not limited in the present disclosure. Unlike the plurality of source driving chips SIC disposed at the first side in the related art display substrate as shown in fig. 1 which are uniformly distributed, in the display substrate of the embodiment of the present disclosure as shown in fig. 4, a first distance a1 between two adjacent first and second source driving chips SIC1 and SIC2 nearest to the gate driving circuit GOA in the first direction X is smaller than a second distance b between two adjacent CENTER source driving chips SICR and SICR nearest to the CENTER line CENTER of the display region in the first direction among the plurality of source driving chips.
In the embodiment shown in fig. 4, the display substrate includes opposite third and fourth sides CS and DS, a first distance a1 between two adjacent first and second source driving chips SIC1 and SIC2 nearest to a first gate driving array disposed at the third side CS in a first direction X and a third distance a2 between two adjacent fifth and sixth source driving chips SIC5 and SIC6 nearest to a second gate driving array disposed at the fourth side DS in the first direction X are each smaller than a second distance b between two adjacent CENTER source driving chips SICR and SICR nearest to a CENTER line CENTER of the display region in the first direction among the plurality of source driving chips, that is, the first, third and second distances satisfy the relationship: a1< b and a2< b.
That is, at the opposite third and fourth sides CS and DS of the display substrate, the first source driving chip SIC1 closest to the third side CS and the sixth source driving chip SIC6 closest to the fourth side DS are both moved toward the CENTER line CENTER of the display region of the display substrate to reduce the space occupied by the lateral edges of the source driving chips of the display panel.
In some embodiments, the first distance, the second distance, and the third distance may satisfy, for example, the relationship: a1 =a2=kb, where K ranges from 1/4 to 3/4.
The present disclosure is not limited to moving the first and sixth source driving chips SIC1 and SIC6 near the edges of the gate driving circuit toward the center line of the display substrate, and other source driving chips may be moved toward the center line. For example, the closer to the CENTER line CENTER, the greater the distance between two adjacent source driver chips.
Because the source driving chip SIC moves toward the center line, the distance between the first source driving chip SIC1 and the second source driving chip SIC2 on the third side CS is changed from b to a1, the distance b between the fifth source driving chip SIC5 and the sixth source driving chip SIC6 on the fourth side DS is changed to a2, where a1 is less than b, and a1 is less than b, the signal transmission lines required by the display panel and the signal transmission lines of other source driving chips all move toward the center line, so that the bonding size of the soft and hard circuit board (FOB) is reduced, the size of the circuit board PCBA in the first direction X is reduced, and the manufacturing cost of the circuit board PCBA is saved. The present disclosure is not limited to moving the first source driving chip SIC1 and the sixth source driving chip SIC6 of the third side CS and the fourth side DS of the display substrate toward the CENTER line CENTER, and for example, all other source driving chips SIC may be moved toward the CENTER line direction, for example, the larger the distance between two adjacent source driving chips closer to the CENTER line CENTER is, the larger a1< b1< … … < b, a2< b2< … … < b is, so that the size of the soft and hard circuit board (FOB) bonded is reduced, thereby reducing the size of the circuit board PCBA in the first direction X.
The present disclosure is not limited to the above-described embodiments, for example, among the plurality of source driving chips, the distance between the other adjacent two source driving chips is the first distance a1 except that the distance between the two adjacent source driving chips SICR and SICR closest to the CENTER line CENTER of the display area AA in the first direction is the second distance b, where a1< b. In this embodiment, on the basis of the related art shown in fig. 1, the other source driving chips except for the two adjacent source driving chips SICR and SICR closest to the CENTER line CENTER are each moved toward the CENTER line CENTER by keeping the distance between them to be the second distance b, so that the distances between the other source driving chips except for the source driving chips SICR and SICR are each reduced to a1, in this way, the other source driving chips are each moved toward the CENTER line, thereby further freeing up the space occupied by the left and right edges of the row where the source driving chips are located, and providing a larger layout space for the signal transmission path routing.
As shown in fig. 4, in the display substrate of the embodiment of the present disclosure, the source driving chip SIC is moved toward the CENTER line CENTER, for example, at least the first source driving chip SIC1 and the sixth source driving chip SIC6 near the third side and the fourth side are moved toward the CENTER line CENTER, so that the size of the circuit board PCBA in the first direction may be reduced, for example, the edge of the circuit board PCBA near the third side CS may be retracted toward the CENTER line CENTER by a first reduction length Δx1, and the edge of the circuit board PCBA near the fourth side DS may be retracted toward the CENTER line CENTER by a second reduction length Δx2. For example, the first reduction length Δx1 may be equal to the second reduction length Δx2. When the first source driving chip SIC1 is moved only toward the CENTER line CENTER, the first reduction length Δx1 may be equal to or less than b-a1, i.e., the reduced size of the circuit board PCBA may be equal to or less than the distance by which the first source driving chip SIC1 is moved toward the CENTER line CENTER.
In the embodiment of the present disclosure shown in fig. 5, a plurality of source driving chips SIC sequentially arranged along the first direction X are disposed at the lower side of the display substrate. In this embodiment, only the leftmost source driving chip SIC and the rightmost source driving chip SIC closest to the third side and the fourth side are moved toward the center line direction of the display substrate, i.e., a first distance a1 between two adjacent source driving chips SIC close to the third side and a third distance a2 between two adjacent source driving chips SIC close to the fourth side are each smaller than a second distance b between the other two adjacent source driving chips SIC. In this case, as shown in fig. 5, the corresponding flexible circuit board FPC near the third side may be correspondingly retracted such that its width in the first direction X is reduced from L11 to L10, and the corresponding flexible circuit board FPC near the fourth side may be correspondingly retracted such that its width in the first direction X is reduced from L11 to L10, and the length of the corresponding circuit board in the first direction X may be reduced from Lpcbao to Lpcba. In the embodiment shown in fig. 5, the layout of the entire lower side of the display substrate where the circuit board, the flexible circuit board and the source driving chip are disposed is moved toward the center direction of the display area, so that the space occupied by the entire lower side edge of the display substrate is released, and the area of the lower frame of the display substrate is significantly reduced.
Fig. 5 shows only one embodiment. However, the present disclosure is not limited thereto, and further AS shown in fig. 4, the first flexible circuit board FPC1 of the display substrate corresponding to the first source driving chip SIC1 of the retracted third side is not correspondingly retracted, but the first flexible circuit board FPC1 is further extended outwardly, for example, AS shown in fig. 4, the length of the first flexible circuit board FPC1 near the third side in the first direction X is extended from the second length L2 to the first length L1, so that the orthographic projection of the edge of the signal board PCBA closest to the gate driving circuit GOA on the first side AS of the display substrate is between the orthographic projection of the edge of the plurality of flexible circuit boards closest to the gate driving circuit GOA on the first side AS of the display substrate and the orthographic projection of the edge of the plurality of source driving chips closest to the gate driving circuit on the first side of the display substrate, that is, the first flexible circuit board FPC1 protrudes toward the third side with respect to the first source driving chip SIC1 and the signal board FPC a, and the protruding portion of the first flexible circuit board FPC1 with respect to the first source driving chip SIC1 is referred to AS the first protruding portion; similarly, the sixth flexible circuit board FPC6 protrudes to the fourth side with respect to the sixth source driving chip SIC6 and the signal board PCBA, and a portion of the sixth flexible circuit board FPC6 protruding with respect to the sixth source driving chip SIC6 is referred to as a second protruding portion.
As shown in fig. 4, in an embodiment of the present disclosure, the display substrate further includes a first set of leads on the third side CS and a second set of leads on the fourth side DS. The first and second groups of leads each include a plurality of leads, each of which is led out from its corresponding first or sixth source driving chip SIC1 or SIC6 into the first or sixth flexible circuit board FPC1 or FPC6 as indicated by the arrow D direction and is led out into the corresponding gate driving circuit GOA after extending a certain length therein, as also shown by the enlarged view of the portion at B in fig. 6 and the portion at B shown in fig. 7.
Specifically, as shown in fig. 4, each of the leads may include, for example, at least three sections, a first section S1, a second section S2, and a third section S3. At a position close to the third side CS, a first section S1 is led out from the first source driving chip SIC1 and extends along a second direction Y substantially intersecting the first direction X, a second section S2 extends along the first direction X in a first flexible circuit board FPC1 closest to the gate driving circuit GOA of the third side CS, and a third section S3 extends along the second direction Y from the flexible circuit board and is electrically connected to the gate driving circuit GOA closest to the third side CS. As shown in fig. 4, a first width W1 of each lead in the first section S1 along the first direction is smaller than a second width W2 of each lead in the second section S2 along the second direction and/or smaller than a third width W3 of each lead in the third section S3; similarly, at a position close to the fourth side DS, the first section S1 is led out from the sixth source driving chip SIC6 and extends along a second direction Y substantially intersecting the first direction X, the second section S2 extends along the first direction X in the sixth flexible circuit board FPC6 closest to the gate driving circuit GOA of the fourth side DS, and the third section S3 extends along the second direction Y from the sixth flexible circuit board FPC6 and is electrically connected to the gate driving circuit GOA closest to the fourth side DS.
As shown in fig. 4, since at least the first source driving chip SIC1 near the third side CS and the sixth source driving chip SIC6 near the fourth side DS are moved toward the center direction and the lead main portions are laid out into the flexible circuit board having a larger size in the second direction Y, the first width W1 of each lead in the first section S1 along the first direction and the second width W2 of each lead in the second section S2 along the second direction can be designed to be larger, for example, the line width can be made to be 50 μm or more, and the distance between two adjacent wirings can be set to be 50 μm, the line width of the signal transmission path is increased so that the load resistance of the signal transmission path can be reduced. In one embodiment, the first width W1, the second width W2 may be set equal according to process conditions, and may be set to be each greater than the third width W3 of each of the leads in the third section S3.
As shown in fig. 7, the first source driving chip SIC1 closest to the left side (the third side CS) in the display substrate of the embodiment of the present disclosure is moved by a distance b-a from the third side to the CENTER line CENTER direction of the display substrate, and these reserved spaces may be used to accommodate signal transmission lines to increase the width of each signal transmission lead, reduce the load resistance of the lead, and thus, improve the reliability of signal transmission and ensure the display quality of the display panel.
As shown in fig. 4, further, each set of leads further includes a fourth section S4, one end of each lead in the fourth section S4 is connected to the first section S1 through a connection point N1 between the first section S1 and the second section S2, and the other end thereof is connected to the first flexible circuit board FPC1 for testing the signals transmitted in the first section, the second section, and the third section. As shown in fig. 4, a fourth width W4 of each lead in the fourth section S4 along the second direction Y may be set equal to the second width W2. Since both the second section S2 and the fourth section S4 extend along the first flexible circuit board FPC1, and since the width of the first flexible circuit board FPC1 in the second direction Y is relatively large, relatively wide leads can be provided to reduce the load resistance of the signal transmission line.
As further shown IN fig. 4, the first source driving chip SIC1 further includes a signal input terminal IN addition to the external pin bonding terminal OLB. The GOA signals related to the gate driving circuits GOA IN the signal board PCBA are introduced into the first source driving chip SIC1 through the signal input terminal IN after passing through the corresponding first flexible circuit board FPC1, level-converted IN the first source driving chip SIC1, and then introduced into the corresponding gate driving circuits GOA through the outer lead bonding terminal OLB after passing through the first section S1, the second section S2 and the third section S3 IN sequence.
As shown in fig. 7, the first source driving chip SIC1 near the third side CS is retracted toward the CENTER line CENTER of the display substrate by a distance b-a, and the reserved margin space is used for better layout of the leads, so that the lead width of the signal transmission path of the GOA signal outputted from the outer lead bonding end OLB of the first source driving chip SIC1 can be increased, and the widened signal transmission path can be further laid out in the first flexible circuit board FPC1, thereby reducing the load resistance of the transmission path of the GOA signal, ensuring the reliability and accuracy of signal transmission, and thus also ensuring the display quality.
Based on the above, in the display substrate of the present disclosure, as shown in fig. 4 and 5, a new driving chip layout is adopted, so that the source driving chips closest to the left and right gate driving circuits GOA are laid out to move toward the CENTER line CENTER of the display substrate, so that the source driving chips SIC at the edge move toward the CENTER, and simultaneously, GOA signals output from the outer lead bonding ends OLB of the source driving chips SIC or other signals of the display substrate are transmitted to the display substrate via the corresponding flexible circuit boards FPC. As shown in fig. 4, the GOA signal trace extending in the FPC passing through the edge is made wider, so as to reduce the load resistance (RC loading), and solve the problem that the load resistance RC loading becomes large due to the fact that the GOA trace becomes long as the source driving chip moves toward the center. In this way, the size of the circuit board PCBA in the first direction X can be reduced, and the load resistance of the GOA signal transmission line can be reduced, thereby improving the display quality of the display substrate.
In a second aspect of the disclosure, embodiments of the disclosure further provide a display panel, including the display substrate in any of the foregoing embodiments and a counter substrate opposite thereto, where the counter substrate is, for example, a color film substrate.
In the display panel including the display substrate of the above embodiment, at least the source driving chip of the edge region disposed under the display region is moved toward the center line direction of the display region, with such a design, on the one hand, since the source driving chip at the edge is moved toward the center, it is possible to reduce the length of the wiring board such as the timing controller, which is provided correspondingly to provide each signal to the display panel, reducing the manufacturing cost; on the other hand, the trace width of the transmission path of the GOA signal supplied from the wiring board of the timing controller to the gate driving circuit can be increased, thereby reducing the load circuit of the signal transmission path, thereby reducing the loss of the signal by the transmission path, and improving the display quality of the display panel.
In a third aspect of the present disclosure, an embodiment of the present disclosure further provides a display device, including the display substrate described above. It should be noted that, the display device provided in this embodiment may be: any product or component with display function such as a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator and the like. Other essential components of the display device will be understood by those skilled in the art, and are not described herein in detail, nor should they be considered as limiting the utility model.
Further, the display device may further include various types of display devices, such as a liquid crystal display device, an organic electroluminescence (OLED) display device, and a Mini diode (Mini LED) display device, which are not limited herein.
It is to be understood that the above embodiments are merely exemplary embodiments employed to illustrate the principles of the present disclosure, however, the present disclosure is not limited thereto. Various modifications and improvements may be made by those skilled in the art without departing from the spirit and substance of the disclosure, and are also considered to be within the scope of the disclosure.

Claims (15)

1. A display substrate comprising a display region and a bezel region disposed around the display region, wherein the display region is provided with a plurality of pixels;
the frame area includes:
A gate driving circuit located on at least one of opposite sides of the frame region for providing gate driving signals to the plurality of pixels; and
The source electrode driving circuit is positioned on a first side of the frame area adjacent to the at least one side and is used for providing display signals for the pixels, and the source electrode driving circuit comprises a plurality of source electrode driving chips which are sequentially arranged on the first side of the frame area along a first direction; and
The first distance between two adjacent source driving chips closest to the gate driving circuit in the first direction is smaller than the second distance between two adjacent source driving chips closest to the center line of the display region in the first direction.
2. The display substrate of claim 1, further comprising a plurality of flexible circuit boards and signal boards; wherein,
The plurality of flexible circuit boards are positioned on the first side of the frame area and on one side of the source driving circuit, which is far away from the display area, and are electrically connected with the plurality of source driving chips in a one-to-one correspondence manner; and
The signal board is positioned on a first side of the frame area and on a side of the plurality of flexible circuit boards away from the display area, and is electrically connected with the plurality of flexible circuit boards to provide signals from the signal board to the source driving circuit and the gate driving circuit through the plurality of flexible circuit boards;
Wherein an orthographic projection of an edge of the signal plate closest to the gate driving circuit on the first side of the display substrate is closer to a center line of the display region in the first direction than an orthographic projection of an edge of the plurality of flexible circuit boards closest to the gate driving circuit on the first side of the display substrate.
3. The display substrate of claim 2, wherein an orthographic projection of an edge of the signal board closest to the gate drive circuit on the first side of the display substrate is between an orthographic projection of an edge of the plurality of flexible circuit boards closest to the gate drive circuit on the first side of the display substrate and an orthographic projection of an edge of the plurality of source drive chips closest to the gate drive circuit on the first side of the display substrate.
4. The display substrate according to claim 2, further comprising at least one set of leads respectively corresponding to the at least one side,
Wherein each set of leads includes a plurality of leads, the at least one set of leads leading from its corresponding source driver chip to its corresponding flexible circuit board in which the leads extend a first length along the first direction and are led out and electrically connected to the corresponding gate driver circuit.
5. The display substrate of claim 4, wherein each set of leads includes at least three sections including a first section extending from the corresponding source driving chip to the corresponding flexible circuit board along a second direction substantially intersecting the first direction, a second section extending in the corresponding flexible circuit board along the first direction, and a third section extending from the flexible circuit board along the second direction and then electrically connected to the corresponding gate driving circuit for sequentially passing a signal level-converted by the corresponding source driving chip from the signal board to the gate driving circuit after the driving signal from the relevant gate driving circuit is level-converted by the corresponding source driving chip; and
The first width of each lead in the first section in the first direction and/or the second width of each lead in the second section along the second direction is greater than the third width of each lead in the third section along the first direction.
6. The display substrate of claim 5, wherein the first width is equal to the second width.
7. The display substrate of claim 5, wherein the at least three sections further comprise a fourth section having one end connected to a position between the first section and the second section and the other end connected to the flexible circuit board for testing the level-converted signal of the corresponding source driving chip.
8. The display substrate of claim 7, wherein a fourth width of each lead in the fourth section along the second direction is equal to the second width and/or third width.
9. The display substrate of any one of claims 2 to 8, wherein the at least one side includes opposing third and fourth sides, the gate drive circuit including a first gate drive array disposed on the third side and a second gate drive array disposed on the fourth side, respectively;
The distance between two source electrode driving chips closest to the third side in the plurality of source electrode driving chips is a first distance a1, the distance between two source electrode driving chips closest to the fourth side is a third distance a2, and the distance between two adjacent source electrode driving chips closest to the central line of the display area in the first direction in the source electrode driving chips is a second distance b; and
The first distance, the third distance, and the second distance satisfy the relationship: a1< b and a2< b.
10. The display substrate of claim 9, wherein the first distance, the second distance, and the third distance satisfy the relationship: a1 =a2=kb, where K ranges from 1/4 to 3/4.
11. The display substrate of claim 9, wherein a distance between two adjacent source driving chips of the plurality of source driving chips that are closer to the center line is greater.
12. The display substrate according to any one of claims 2 to 8, wherein, among the plurality of source driving chips, a distance between two adjacent source driving chips other than a distance between two adjacent source driving chips nearest to a center line of the display region in the first direction is a second distance b is a first distance a1, wherein a1< b.
13. The display substrate of claim 9, wherein a width of an orthographic projection of a first flexible circuit board closest to the third side and a sixth flexible circuit board closest to the fourth side of the plurality of flexible circuit boards in the first direction is greater than a width of an orthographic projection of each of the other flexible circuit boards in the first direction.
14. A display panel comprising the display substrate according to any one of claims 1 to 13 and a color film substrate opposing the display substrate.
15. A display device comprising the display panel of claim 14.
CN202323239707.1U 2023-11-29 2023-11-29 Display substrate, display panel and display device Active CN221615486U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202323239707.1U CN221615486U (en) 2023-11-29 2023-11-29 Display substrate, display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202323239707.1U CN221615486U (en) 2023-11-29 2023-11-29 Display substrate, display panel and display device

Publications (1)

Publication Number Publication Date
CN221615486U true CN221615486U (en) 2024-08-27

Family

ID=92428620

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202323239707.1U Active CN221615486U (en) 2023-11-29 2023-11-29 Display substrate, display panel and display device

Country Status (1)

Country Link
CN (1) CN221615486U (en)

Similar Documents

Publication Publication Date Title
CN112102725B (en) Array substrate, display panel and display module
CN109860142B (en) Chip on film and display device including the same
CN111323949A (en) Array substrate and display panel
CN112201155A (en) Display panel
US20230148233A1 (en) Display substrate and display device
EP0466376B1 (en) Driver circuit package for liquid crystal display
CN105977264A (en) Double-gate array substrate and manufacturing method thereof, display panel and display device
CN113299218A (en) Display panel and display device
US11847961B2 (en) Electronic device
CN111951682B (en) Display panel and display device
KR20220023913A (en) Display panel and display device including the same
CN221615486U (en) Display substrate, display panel and display device
US11735700B2 (en) Display device
US20230186843A1 (en) Display panel and display device
CN115019712B (en) Drive chip and terminal equipment
CN114531915B (en) Display panel and display device
CN114596777A (en) Display module and mobile terminal
CN108594548B (en) Liquid crystal panel fan-out area and liquid crystal panel
KR100644846B1 (en) Chip on flexible circuit having multi-layered interconnections and LCD module having the same
CN114783365B (en) Display module and display device
US12087698B2 (en) Wiring substrate, array substrate and light emitting module having control regions arranged into control region rows and control region columns
CN219574556U (en) Display panel and display device
CN114397786B (en) Display substrate and display device
US20230369233A1 (en) Wiring substrate, array substrate and light emitting module
US20240176438A1 (en) Display panel

Legal Events

Date Code Title Description
GR01 Patent grant