CN220022405U - Short-time standby power supply - Google Patents

Short-time standby power supply Download PDF

Info

Publication number
CN220022405U
CN220022405U CN202320825111.0U CN202320825111U CN220022405U CN 220022405 U CN220022405 U CN 220022405U CN 202320825111 U CN202320825111 U CN 202320825111U CN 220022405 U CN220022405 U CN 220022405U
Authority
CN
China
Prior art keywords
circuit
power supply
output end
input end
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202320825111.0U
Other languages
Chinese (zh)
Inventor
朱星
左海波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan Future Phantom Technology Co Ltd
Original Assignee
Wuhan Future Phantom Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan Future Phantom Technology Co Ltd filed Critical Wuhan Future Phantom Technology Co Ltd
Priority to CN202320825111.0U priority Critical patent/CN220022405U/en
Application granted granted Critical
Publication of CN220022405U publication Critical patent/CN220022405U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y04INFORMATION OR COMMUNICATION TECHNOLOGIES HAVING AN IMPACT ON OTHER TECHNOLOGY AREAS
    • Y04SSYSTEMS INTEGRATING TECHNOLOGIES RELATED TO POWER NETWORK OPERATION, COMMUNICATION OR INFORMATION TECHNOLOGIES FOR IMPROVING THE ELECTRICAL POWER GENERATION, TRANSMISSION, DISTRIBUTION, MANAGEMENT OR USAGE, i.e. SMART GRIDS
    • Y04S20/00Management or operation of end-user stationary applications or the last stages of power distribution; Controlling, monitoring or operating thereof
    • Y04S20/20End-user application control systems

Landscapes

  • Control Of Voltage And Current In General (AREA)

Abstract

The utility model provides a short-time standby power supply, which is arranged between a main power supply and a load and comprises an anti-interference circuit, a diode A, a voltage reduction circuit, a current source circuit, a voltage boosting circuit, a capacitor, a buffer circuit, a Schmidt trigger circuit and a single-phase conduction circuit, wherein the main power supply is connected with the anti-interference circuit, the anti-interference circuit is connected with the voltage reduction circuit, and the diode A, the current source circuit, the voltage boosting circuit, the capacitor, the buffer circuit, the Schmidt trigger circuit and the single-phase conduction circuit are connected between the anti-interference circuit and the load so as to charge the capacitor. The utility model can provide a short-time standby power supply with fewer devices and lower cost, and can realize the instantaneous switching of the power supply of the system to the power supply of the standby power supply when the system is abnormally powered off, so as to achieve the technical effects of reserving abnormal processing time, ensuring normal data storage and normal system withdrawal.

Description

Short-time standby power supply
Technical Field
The utility model relates to the field of electronics and information, in particular to a short-time standby power supply.
Background
With the development of the driving training industry, a robot training vehicle is currently presented on the market for replacing or reducing manual training, and the robot training vehicle relates to various sensors and electronic devices, and the devices generally adopt a modularized design, such as a control module, a data storage module and the like. When the modules are abnormally powered down, communication interruption, data loss, system starting abnormality and the like can be caused, and even equipment such as a magnetic disk and the like can be damaged. When the module is designed, a certain processing time after abnormal power failure needs to be reserved, so that when the system is abnormally powered off, the power supply of the system is switched to the power supply of a standby power supply, and the short-time power supply time of tens to hundreds of milliseconds is provided, so that the normal storage of data is ensured, and the system is normally withdrawn.
Aiming at a small embedded system, how to provide a new standby power supply, when the system is abnormally powered off, the system power supply can be instantaneously switched to the standby power supply to achieve the technical effect of improving the power supply reliability, which is a technical problem to be solved in the field.
Disclosure of Invention
Aiming at the problems, the utility model provides a short-time standby power supply based on a capacitor, which at least solves the technical effects of providing a short-time standby power supply with fewer devices and lower cost, and realizing instantaneous switching of system power supply to standby power supply when the system is abnormally powered off so as to improve the power supply reliability.
To solve at least the above-mentioned technical problems, the present utility model provides a short-time backup power supply, which is disposed between a main power supply and a load, characterized in that the short-time backup power supply includes:
the input end of the anti-interference circuit is connected with the positive electrode of the main power supply;
the positive electrode of the diode A is connected with the output end of the anti-interference circuit, and the negative electrode of the diode A is connected with the load;
the input end of the current source circuit is connected with the output end of the anti-interference circuit;
the input end of the boosting circuit is connected with the output end of the current source circuit;
the positive electrode of the capacitor is connected with the output end of the current source circuit, and the negative electrode of the capacitor is grounded;
the first input end of the buffer circuit is connected with the output end of the anti-interference circuit and is connected with the input end of the current source circuit and the anode of the diode A;
the first input end of the Schmitt trigger circuit is connected with the output end of the buffer circuit;
the first input end of the single-phase conducting circuit is connected with the output end of the booster circuit, the second input end of the single-phase conducting circuit is connected with the output end of the Schmitt trigger circuit, and the output end of the single-phase conducting circuit is connected with the load;
the input end of the step-down circuit is connected with the output end of the anti-interference circuit, and the output end of the step-down circuit is respectively connected with the second input end of the buffer circuit and the second input end of the Schmitt trigger circuit.
Preferably, the current source circuit includes:
the negative electrode of the current source U1 is grounded;
and a PNP triode Q1, wherein the base stage of the PNP triode Q1 is connected with the positive electrode of the current source U1, the emitter of the PNP triode Q1 is connected with the main power supply and the input end of the buffer circuit, and the collector of the PNP triode Q1 is connected with the positive electrode of the capacitor and the input end of the boost circuit.
Preferably, the booster circuit includes:
one end of the inductor L is connected with the positive electrode of the capacitor and connected with the collector electrode of the PNP triode Q1;
the anode of the diode B is connected with the other end of the inductor L, and the cathode of the diode B is connected with the first input end of the single-phase conducting circuit;
and the boost chip U2 is connected with the inductor L in parallel.
Preferably, the type of the boost chip U2 is TPS55340.
Preferably, the buffer circuit includes:
the first resistor R2, one end of the first resistor R2 is connected with the main power supply and is connected with the emitter of the PNP triode Q1;
the non-inverting input end of the operational amplifier U3 is connected with the other end of the first resistor R2, the inverting input end of the operational amplifier U3 is connected with the output end of the operational amplifier U3, and the output end of the operational amplifier U3 is connected with the first input end of the Schmitt trigger circuit;
one end of the second resistor R3 is connected with the other end of the first resistor R2 and is connected with the non-inverting input end of the operational amplifier U3, and the other end of the second resistor R3 is grounded;
the output end of the voltage reducing circuit is connected with the power end of the operational amplifier U3.
Preferably, the model number TL061 of the operational amplifier U3.
Preferably, the schmitt trigger circuit includes:
a reference power Uref;
the non-inverting input end of the comparator U4 is connected with the reference power supply Uref, the inverting input end of the comparator U4 is connected with the output end of the operational amplifier U3, and the output end of the comparator U4 is connected with the second input end of the single-phase conducting circuit;
the output end of the step-down circuit is connected with the power end of the comparator U4.
Preferably, the comparator U4 is of model TL331.
Preferably, the single turn-on circuit includes:
the drain electrode of the first PMOS tube Q2 is connected with the cathode of the diode B;
the source electrode of the second PMOS tube Q3 is connected with the source electrode of the first PMOS tube Q2, and the drain electrode of the second PMOS tube Q3 is connected with the load;
the base electrode of the first NPN triode Q4 is connected with the output end of the comparator U4, the collector electrode of the first NPN triode Q4 is connected with the grid electrode of the first PMOS tube Q2, and the emitter electrode of the first NPN triode Q4 is grounded;
and a base electrode of the second NPN triode Q5 is connected with a base electrode of the first NPN triode Q4 and is connected with an output end of the comparator U4, a collector electrode of the second NPN triode Q5 is connected with a grid electrode of the second PMOS tube Q3, and an emitter electrode of the second NPN triode Q5 is grounded.
Preferably, the reference power Uref is a constant voltage source.
The beneficial effects are that:
the utility model provides a short-time standby power supply, which is arranged between a main power supply and a load, and comprises an anti-interference circuit, a diode A, a voltage reducing circuit, a current source circuit, a voltage boosting circuit, a capacitor, a buffer circuit, a Schmitt trigger circuit and a single-phase conducting circuit.
The foregoing description is only an overview of the present utility model, and is intended to be implemented in accordance with the teachings of the present utility model in order that the same may be more clearly understood and to make the same and other objects, features and advantages of the present utility model more readily apparent.
Drawings
In order to more clearly illustrate the embodiments of the present description or the technical solutions in the prior art, the drawings that are needed in the embodiments will be briefly described below, it being obvious that the drawings in the following description are only some embodiments of the present utility model, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic diagram of a circuit frame of a short-time standby power supply of the present utility model;
fig. 2 is a schematic circuit structure of the short-time standby power supply of the present utility model.
Reference numerals:
1. an anti-interference circuit;
2. a step-down circuit;
3. a current source circuit;
4. a capacitor;
5. a booster circuit;
6. a single turn-on circuit.
7. A buffer circuit;
8. schmitt trigger circuit;
9. and a diode A.
Detailed Description
The technical solutions of the embodiments of the present specification will be clearly and completely described below with reference to the drawings in the embodiments of the present specification, and it is apparent that the described embodiments are only some embodiments of the present specification, not all embodiments. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments in the specification fall within the scope of the present utility model; wherein reference to "and/or" in this embodiment indicates and/or two cases, in other words, reference to a and/or B in the embodiments of this specification indicates two cases a and B, A or B, and describes three states in which a and B exist, such as a and/or B, indicating: only A and not B; only B and not A; includes A and B.
Meanwhile, in the present embodiment, when one component is considered to be "connected" to another component, it may be directly connected to the other component or may coexist with an intervening component. When an element is referred to as being "disposed on" another element, it can be directly on the other element or intervening elements may also be present.
Other advantages and effects of the present utility model will become apparent to those skilled in the art from the following disclosure, which describes the embodiments of the present utility model with reference to specific examples. The utility model may be practiced or carried out in other embodiments that depart from the specific details, and the details of the present description may be modified or varied from the spirit and scope of the present utility model.
It should be noted that, in order to make the description more detailed, so that those skilled in the art can understand the description more clearly and clearly, and further support the technical problems to be solved by the description and the corresponding technical effects to be achieved, before describing the description, it should be additionally noted that:
example 1
Referring to fig. 1, specifically, the present embodiment provides a short-time standby power supply, where the short-time standby power supply is disposed between a main power supply and a load, and the short-time standby power supply includes: the anti-interference circuit comprises an anti-interference circuit 1, a diode A, a current source circuit 3, a booster circuit 5, a capacitor 4, a buffer circuit 7, a Schmitt trigger circuit 8, a single item conducting circuit 6 and a voltage reduction circuit 2, wherein the input end of the anti-interference circuit 1 is connected with the positive electrode of a main power supply, the positive electrode of the diode A is connected with the output end of the anti-interference circuit 1, the negative electrode of the diode A is connected with a load, the input end of the current source circuit 3 is connected with the output end of the anti-interference circuit 1, the input end of the booster circuit 5 is connected with the output end of the current source circuit 3, the positive electrode of the capacitor 4 is connected with the output end of the current source circuit 3, the negative electrode of the capacitor 4 is grounded, the first input end of the buffer circuit 7 is connected with the output end of the anti-interference circuit 1, the first input end of the Schmitt trigger circuit 8 is connected with the output end of the load, the input end of the second trigger circuit 6 is connected with the output end of the second trigger circuit 2, and the single item conducting circuit 6 is connected with the output end of the second trigger circuit 2.
Specifically, the short-time standby power supply provided by the embodiment is arranged between a main power supply and a load, and comprises an anti-interference circuit, a diode A, a voltage reducing circuit, a current source circuit, a voltage boosting circuit, a capacitor, a buffer circuit, a Schmitt trigger circuit and a single-phase conducting circuit, wherein the anti-interference circuit is connected with the main power supply to perform anti-interference and radiation emission filtering treatment on the main power supply through the anti-interference circuit, a processed power supply signal is subjected to voltage reducing conversion of the voltage reducing circuit and then is used for supplying power to the buffer circuit and the Schmitt trigger circuit, when the main power supply is electrified and started to run, the load is normally supplied through the conducted diode, the current charged by the main power supply is limited by the current source circuit, so that the grabbing of the capacitor to the system power supply is reduced, the load starting and the work are not affected, and when the main power supply is abnormally disconnected, the single-phase conducting circuit is enabled through outputting a signal to the single-phase conducting circuit through the Schmitt trigger circuit, so that the single-phase conducting circuit is enabled to be powered on, and the reliability of the standby power supply can be ensured.
Those skilled in the art can understand that when the main power supply is abnormally powered off, the single-phase conducting circuit is conducted through the buffer circuit and the Schmitt trigger circuit, the capacitor supplies power to the load through the boost circuit and the single-phase conducting circuit, and finally, the standby power supply formed by the circuits reserves abnormal processing time for the system under the condition that the main power supply is abnormally powered off, so that normal storage of data and normal withdrawal of the system are realized. The anti-interference circuit in this embodiment may be an EMI circuit or an EMC circuit.
In one possible implementation manner, the current source circuit 3 includes a current source U1 and a PNP triode Q1, the negative electrode of the current source U1 is grounded, the base stage of the PNP triode Q1 is connected with the positive electrode of the current source U1, the emitter of the PNP triode Q1 is connected with the main power supply and with the input end of the buffer circuit 7, and the collector of the PNP triode Q1 is connected with the positive electrode of the capacitor and with the input end of the boost circuit 5.
Specifically, the current source U1 and the PNP transistor Q1 are configured to limit the current charged by the main power supply to the capacitor C during the power-on start stage, so as not to affect the load start and operation. According to the characteristics of the current source, the base current I of the PNP triode Q1 B Determined by the internal resistance R1 of the current source U1, i.e. R 1 =0.067/I B Collector current of PNP triode Q1 according to I B Determination, i.e. I C =h FE ×I B Then through I C The capacitor C is charged until the voltage Va.
In one possible implementation manner, the boost circuit 5 includes an inductor L, a diode B, and a boost chip U2, where one end of the inductor L is connected to the positive electrode of the capacitor and is connected to the collector of the PNP triode Q1, the positive electrode of the diode B is connected to the other end of the inductor L, the negative electrode of the diode B is connected to the first input end of the single-phase conducting circuit 6, and the boost chip U2 is connected in parallel with the inductor L, so as to boost the voltage through the boost circuit formed by the inductor L, the diode B, and the boost chip U2, so as to reduce the loss of the capacitor.
One possible implementation way is that the main power supply voltage is set to 12V, and the charging current I of the capacitor by the main power supply of 12V is limited according to the current source circuit C The charging voltage of the capacitor is V a The lowest input voltage of the boost chip U2 in the boost circuit is V b Thus the effective energy storage of the capacitor isConsidering capacitor leakage current and other losses, the energy consumption relation of capacitor power supply is E×eta=P×t, P is system power, t is power supply time of a standby power supply, and the actual energy storage efficiency is 80%. The working time of the standby power supply depends on the capacity of the capacitor C, and a plurality of capacitors can be arranged in parallel on the basis of the embodiment so as to improve the capacity of the capacitors, thereby achieving the effect of prolonging the working time.
In one possible implementation manner, the buffer circuit 7 includes a first resistor R2, an operational amplifier U3, and a second resistor R3, where one end of the first resistor R2 is connected to the main power supply and to the emitter of the PNP triode Q1, the non-inverting input end of the operational amplifier U3 is connected to the other end of the first resistor R2, the inverting input end of the operational amplifier U3 is connected to the output end of the operational amplifier U3, the output end of the operational amplifier U3 is connected to the first input end of the schmitt trigger circuit 8, one end of the second resistor R3 is connected to the other end of the first resistor R2 and to the non-inverting input end of the operational amplifier U3, and the other end of the second resistor R3 is grounded; the output end of the step-down circuit 2 is connected with the power end of the operational amplifier U3.
Further, the schmitt trigger circuit 8 includes a reference power Uref and a comparator U4, wherein a non-inverting input end of the comparator U4 is connected with the reference power Uref, an inverting input end of the comparator U4 is connected with an output end of the operational amplifier U3, and an output end of the comparator U4 is connected with a second input end of the single-turn-on circuit; the output end of the step-down circuit 2 is connected with the power end of the comparator U4.
Further, the single-phase turn-on circuit 6 includes a first PMOS transistor Q2, a second PMOS transistor Q3, a first NPN triode Q4, and a second NPN triode Q5, where a drain of the first PMOS transistor Q2 is connected to a cathode of the diode B, a source of the second PMOS transistor Q3 is connected to a source of the first PMOS transistor Q2, a drain of the second PMOS transistor Q3 is connected to the load, a base of the first NPN triode Q4 is connected to an output of the comparator U4, a collector of the first NPN triode Q4 is connected to a gate of the first PMOS transistor Q2, an emitter of the first NPN triode Q4 is grounded, a base of the second NPN triode Q5 is connected to a base of the first NPN triode Q4, and is connected to an output of the comparator U4, a collector of the second NPN triode Q5 is connected to a gate of the second NPN triode Q3, and an emitter of the second NPN triode Q5 is grounded.
Further, the reference power Uref is a constant voltage source.
Specifically, whether the input main power supply is powered down is detected by setting the buffer circuit 7, the schmitt trigger circuit 8 and the single-phase conducting circuit 6 so as to judge whether the standby power supply is started, namely, the buffer circuit detects the voltage of the input main power supply, when the main power supply is normally started and turned on, the main power supply is powered down through the voltage reduction circuit 2 and then supplies power to the operational amplifier U3 of the buffer circuit 7 and the comparator U4 of the schmitt trigger circuit, meanwhile, the operational amplifier U3 of the buffer circuit sends the detected signal of the main power supply to the schmitt trigger circuit, the comparator U4 of the schmitt trigger circuit 8 receives the signal and then outputs a signal to the single-phase conducting circuit 6, the signal is insufficient to enable the single-phase conducting circuit 6 to conduct, and when the main power supply is abnormally powered down, the buffer circuit detects the power down signal of the main power supply and then sends the power down signal to the schmitt trigger circuit, so that the signal for enabling the standby power supply is output to the single-phase conducting circuit 6 through the schmitt trigger circuit, and the capacitor is enabled to realize short-time power supply to the load through the voltage reduction circuit 6, and the aim of enabling the standby power supply is achieved.
In one possible embodiment, the booster chip U2 is of the type TPS55340.
In one possible embodiment, the operational amplifier U3 is of model TL061.
In one possible embodiment, the comparator U4 is of model TL331.
In this embodiment, the technical means of implementing the step-up, amplification and comparison of the circuit signals by the step-up chip U2, the operational amplifier U3 and the comparator U4 to implement the detection of the power failure of the main power supply and the enabling of the standby power supply may be adopted in the prior art, and the above-mentioned control manner of the chip is only one implementation manner of implementing the receiving, processing and outputting of the electrical signals by the chip in this embodiment, and is not a specific limitation of the processing program in the chip itself, in other words, any chip in the prior art that only can implement the processing of the input electrical signals and output the corresponding electrical signals is suitable for the present utility model, for example, the chip with the existing model number TL 55340 is adopted to implement the step-up, the chip with the existing model number TL061 is adopted to implement the signal detection, and the chip with the existing model number TL331 is adopted to implement the control enabling.
It should be noted that, the structures, proportions, sizes and the like shown in the drawings attached to the present specification are used for understanding and reading only in conjunction with the disclosure of the present specification, and are not intended to limit the applicable limitations of the present utility model, so that any modification of the structures, variation of proportions or adjustment of sizes of the structures, proportions and the like should not be construed as essential to the present utility model, and should still fall within the scope of the disclosure of the present utility model without affecting the efficacy and achievement of the present utility model. Also, the terms such as "upper," "lower," "left," "right," "middle," and "a" and the like recited in the present specification are merely for descriptive purposes and are not intended to limit the scope of the utility model, but are intended to provide relative positional changes or modifications without materially altering the technical context in which the utility model may be practiced.
The present utility model is not limited to the above-mentioned embodiments, but is not limited to the above-mentioned embodiments, and any simple modification, equivalent changes and modification made to the above-mentioned embodiments according to the technical matters of the present utility model can be made by those skilled in the art without departing from the scope of the present utility model.

Claims (10)

1. A short-term backup power supply disposed between a main power supply and a load, the short-term backup power supply comprising:
the anti-interference circuit (1), the input end of the anti-interference circuit (1) is connected with the main power supply;
the positive electrode of the diode A (9) is connected with the output end of the anti-interference circuit (1), and the negative electrode of the diode A (9) is connected with the load;
the input end of the current source circuit (3) is connected with the output end of the anti-interference circuit (1);
the input end of the boost circuit (5) is connected with the output end of the current source circuit (3);
the positive electrode of the capacitor (4) is connected with the output end of the current source circuit (3), and the negative electrode of the capacitor (4) is grounded;
the first input end of the buffer circuit (7) is connected with the output end of the anti-interference circuit (1) and is connected with the input end of the current source circuit (3) and the anode of the diode A (9);
the first input end of the Schmitt trigger circuit (8) is connected with the output end of the buffer circuit (7);
the single-phase conducting circuit (6), a first input end of the single-phase conducting circuit (6) is connected with the output end of the boost circuit (5), a second input end of the single-phase conducting circuit is connected with the output end of the Schmitt trigger circuit (8), and the output end of the single-phase conducting circuit (6) is connected with the load;
the input end of the step-down circuit (2) is connected with the output end of the anti-interference circuit (1), and the output end of the step-down circuit (2) is respectively connected with the second input end of the buffer circuit (7) and the second input end of the Schmidt trigger circuit (8).
2. Short-term standby power supply according to claim 1, characterized in that the current source circuit (3) comprises:
the negative electrode of the current source U1 is grounded;
PNP triode Q1, PNP triode Q1's base level with current source U1's positive pole is connected, PNP triode Q1's projecting pole with main power supply is connected, and with buffer circuit (7) input is connected, PNP triode Q1's collecting electrode with the positive pole of electric capacity is connected, and with boost circuit (5) input is connected.
3. Short-term backup power supply according to claim 2, characterized in that the boost circuit (5) comprises:
one end of the inductor L is connected with the positive electrode of the capacitor and connected with the collector electrode of the PNP triode Q1;
the positive electrode of the diode B is connected with the other end of the inductor L, and the negative electrode of the diode B is connected with the first input end of the single-phase conducting circuit (6);
and the boost chip U2 is connected with the inductor L in parallel.
4. A short term backup power supply as claimed in claim 3, wherein:
the model of the boost chip U2 is TPS55340.
5. Short-term backup power supply according to claim 4, characterized in that the buffer circuit (7) comprises:
the first resistor R2, one end of the first resistor R2 is connected with the main power supply and is connected with the emitter of the PNP triode Q1;
the non-inverting input end of the operational amplifier U3 is connected with the other end of the first resistor R2, the inverting input end of the operational amplifier U3 is connected with the output end of the operational amplifier U3, and the output end of the operational amplifier U3 is connected with the first input end of the Schmitt trigger circuit (8);
one end of the second resistor R3 is connected with the other end of the first resistor R2 and is connected with the non-inverting input end of the operational amplifier U3, and the other end of the second resistor R3 is grounded;
the output end of the voltage reduction circuit (2) is connected with the power end of the operational amplifier U3.
6. The short term backup power supply of claim 5 wherein:
the model of the operational amplifier U3 is TL061.
7. Short-term backup power supply according to claim 6, characterized in that the schmitt trigger circuit (8) comprises:
a reference power Uref;
the non-inverting input end of the comparator U4 is connected with the reference power supply Uref, the inverting input end of the comparator U4 is connected with the output end of the operational amplifier U3, and the output end of the comparator U4 is connected with the second input end of the single-phase conducting circuit;
the output end of the step-down circuit (2) is connected with the power end of the comparator U4.
8. The short term backup power supply of claim 7 wherein:
the comparator U4 is of the model TL331.
9. Short-term standby power supply according to claim 8, characterized in that the single-turn-on circuit (6) comprises:
the drain electrode of the first PMOS tube Q2 is connected with the cathode of the diode B;
the source electrode of the second PMOS tube Q3 is connected with the source electrode of the first PMOS tube Q2, and the drain electrode of the second PMOS tube Q3 is connected with the load;
the base electrode of the first NPN triode Q4 is connected with the output end of the comparator U4, the collector electrode of the first NPN triode Q4 is connected with the grid electrode of the first PMOS tube Q2, and the emitter electrode of the first NPN triode Q4 is grounded;
and a base electrode of the second NPN triode Q5 is connected with a base electrode of the first NPN triode Q4 and is connected with an output end of the comparator U4, a collector electrode of the second NPN triode Q5 is connected with a grid electrode of the second PMOS tube Q3, and an emitter electrode of the second NPN triode Q5 is grounded.
10. The short-time standby power supply according to claim 9, characterized in that the reference power supply Uref is a constant voltage source.
CN202320825111.0U 2023-04-14 2023-04-14 Short-time standby power supply Active CN220022405U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202320825111.0U CN220022405U (en) 2023-04-14 2023-04-14 Short-time standby power supply

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202320825111.0U CN220022405U (en) 2023-04-14 2023-04-14 Short-time standby power supply

Publications (1)

Publication Number Publication Date
CN220022405U true CN220022405U (en) 2023-11-14

Family

ID=88692581

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202320825111.0U Active CN220022405U (en) 2023-04-14 2023-04-14 Short-time standby power supply

Country Status (1)

Country Link
CN (1) CN220022405U (en)

Similar Documents

Publication Publication Date Title
CN101938148B (en) Battery charging circuit and battery power supply equipment
CN208874344U (en) Main power source and backup power source switching circuit and switching device
CN103973087A (en) Power-down holding circuit
CN211454528U (en) System abnormal power-down protection circuit based on energy storage capacitor
CN220022405U (en) Short-time standby power supply
CN203368003U (en) Dual protection device for Boost circuit
CN112769103B (en) Transient supporting protection system for super capacitor
CN209904704U (en) Power supply system of vehicle-mounted controller working discontinuously
CN112531832A (en) Charging path management circuit and device
CN213484578U (en) Power-down protection device
CN218040820U (en) Power supply circuit, battery management system, battery pack and electronic device
CN105896963A (en) Power management device and energy recovery method thereof
CN215580423U (en) Super capacitor backup power circuit
CN217335434U (en) Automatic switching circuit for voltage reduction and power supply of automobile power supply
CN216671737U (en) Power supply logic circuit of afterloading equalizing system
CN220692984U (en) Wake-up circuit and vehicle
CN219351265U (en) Output voltage holding time extension device and server
CN219535624U (en) Super capacitor low-voltage protection circuit
CN212695758U (en) Battery-free power supply circuit and terminal comprising same
CN211981564U (en) Power-off data protection device of intelligent electric energy meter
CN213125621U (en) Feed type battery charging circuit and medical equipment
CN112332473B (en) Charging and discharging circuit for storage BBU and server
CN220306983U (en) Power supply circuit compatible with lithium battery and dry battery
CN216751272U (en) Charging circuit and chip
CN220830321U (en) Positive current detection circuit

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant