CN219642239U - Computer architecture for intelligent interaction tablet and intelligent interaction tablet - Google Patents
Computer architecture for intelligent interaction tablet and intelligent interaction tablet Download PDFInfo
- Publication number
- CN219642239U CN219642239U CN202320239308.6U CN202320239308U CN219642239U CN 219642239 U CN219642239 U CN 219642239U CN 202320239308 U CN202320239308 U CN 202320239308U CN 219642239 U CN219642239 U CN 219642239U
- Authority
- CN
- China
- Prior art keywords
- logic device
- microcontroller
- computer architecture
- programmable logic
- processing unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000003993 interaction Effects 0.000 title abstract description 30
- 230000002452 interceptive effect Effects 0.000 claims abstract description 40
- 238000012545 processing Methods 0.000 claims abstract description 36
- 238000004891 communication Methods 0.000 claims abstract description 13
- 230000002093 peripheral effect Effects 0.000 claims description 5
- 230000006870 function Effects 0.000 abstract description 6
- 239000000306 component Substances 0.000 description 6
- 230000000694 effects Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000008358 core component Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Landscapes
- Stored Programmes (AREA)
Abstract
The embodiment of the utility model provides a computer architecture for an intelligent interaction tablet and the intelligent interaction tablet, wherein the computer architecture comprises: the system comprises a central processing unit, a programmable logic device, a microcontroller and a memory; the central processing unit is connected with the memory; the programmable logic device is respectively connected with the central processing unit and the microcontroller; the memory is used for storing data interacted with the central processing unit; the microcontroller transmits data received from the programmable logic device to the interactive display screen connected thereto, and transmits data received from the interactive display screen to the programmable logic device. The computer architecture can realize the functions of data interaction and instruction communication between the computer architecture based on the foreign central processor and the interactive display screen through a computer architecture formed by a conventional low-cost programming logic device, a micro control device and the domestic central processor.
Description
Technical Field
The utility model relates to the technical field of intelligent interaction plates, in particular to a computer architecture for an intelligent interaction plate and the intelligent interaction plate.
Background
At present, all intelligent interaction plates on the market are composed of an interactable display screen (Shang Xian interaction plate) and a computer control module. The computer control module is usually specially customized for the interactive display screen corresponding to the computer control module, so that data interaction and instruction communication are carried out between the computer control module and the interactive display screen, and the specific function of the intelligent interaction panel is realized.
The computer control modules of the existing intelligent interaction tablet are all architectures developed based on foreign Central Processing Units (CPUs), and no architecture is developed for domestic central processing units. In addition, core components in the architecture developed based on the foreign central processing unit can only be applied to the computer control module developed based on the foreign central processing unit due to limitation (for example, superIO), and cannot be applied to the computer control module developed based on the domestic central processing unit.
Disclosure of Invention
The utility model provides a computer architecture for an intelligent interaction panel and the intelligent interaction panel, wherein the computer architecture is formed by a conventional low-cost programming logic device, a micro control device and a domestic central processing unit, and the computer architecture can realize the functions of data interaction and instruction communication between the computer architecture based on the domestic central processing unit and an interactable display screen and also overcome the limitation that foreign components cannot be used.
The embodiment of the utility model provides a computer architecture for an intelligent interaction tablet, which comprises the following components: the system comprises a central processing unit, a programmable logic device, a microcontroller and a memory; the central processing unit is connected with the memory; the programmable logic device is respectively connected with the central processing unit and the microcontroller; the memory is used for storing data interacted with the central processing unit; the microcontroller transmits data received from the programmable logic device to the interactive display screen connected thereto, and transmits data received from the interactive display screen to the programmable logic device.
Further, the central processor is a Feiteng central processor.
Further, the programmable logic device is a complex programmable logic device chip or a field programmable gate array chip.
Further, the microcontroller is a micro control unit chip or a field programmable gate array chip.
Further, the system also comprises a power supply which is connected with the central processing unit, the programmable logic device and the microcontroller to supply power for the central processing unit, the programmable logic device and the microcontroller.
Further, the central processing unit, the programmable logic device and the microcontroller communicate with each other through an asynchronous serial communication port serial port, an integrated circuit bus serial port or a serial peripheral interface serial port.
Further, the programmable logic device sends a service location protocol signal to the microcontroller.
The embodiment of the utility model also provides an intelligent interaction panel which comprises the computer architecture and an interactable display screen, wherein the interactable display screen is connected with the microcontroller.
Further, at least a brand code is stored in the memory, the brand code being used to match the interactive display screen to the computer architecture.
Further, the interactive display screen and the microcontroller communicate through an asynchronous serial communication port serial port, an integrated circuit bus serial port or a serial peripheral interface serial port.
The computer architecture for the intelligent interaction tablet and the intelligent interaction tablet have the following effects: the computer architecture composed of the central processing unit, the programming logic device and the microcontroller can directly exchange data with the memory by the central processing unit and transmit the data to the programming logic device, so that the data interaction efficiency is high. After the data and the signals are integrated and processed through the programming logic device and the microcontroller, the data and the signals are sent to the interactive display screen, so that the compatibility of the interactive display screen for receiving the data is improved. The computer architecture is composed of a conventional low-cost programming logic device, a micro control device and a domestic central processing unit, not only can realize the functions of data interaction and instruction communication between the computer architecture based on the domestic central processing unit and an interactive display screen, but also overcomes the limitation that foreign components cannot be used.
Drawings
In order to more clearly illustrate the embodiments of the utility model or the technical solutions in the prior art, the following description will briefly explain the drawings used in the embodiments or the description of the prior art, and it is obvious that the drawings in the following description are only some embodiments of the utility model, and that other drawings can be obtained according to these drawings without inventive effort to a person skilled in the art.
FIG. 1 is a block diagram of a computer architecture for a smart interactive tablet in accordance with one embodiment of the present utility model.
Reference numerals illustrate: 100-computer architecture; 101-a central processing unit; 102-a programmable logic device; 103-a microcontroller; 104-a memory; 200-interactive display screen.
Detailed Description
The present utility model will be described in further detail with reference to the drawings and examples, in order to make the objects, technical solutions and advantages of the present utility model more apparent. It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the scope of the utility model.
As shown in fig. 1, an embodiment of the present utility model provides a computer architecture 100 for a smart interactive tablet, comprising: a central processing unit 101, a programmable logic device 102, a microcontroller 103 and a memory 104.
Wherein,,
the central processor 101 is connected to the memory 104 for data interaction with the memory 104 (e.g., the central processor 101 reads data stored in the memory 104 or the central processor 101 stores data in the memory 104), and the memory 104 is configured to store data for interaction with the central processor 101.
The programmable logic device 102 is connected to the central processor 101 and the microcontroller 103, respectively, for communication with the central processor 101 and the microcontroller 103, respectively. Specifically, the programmable logic device 102 is connected to the central processing unit 101, and receives signals and data sent by the central processing unit 101, and processes the received signals, for example, performs level conversion on the received signals; the received data is also packaged. The processed signal and the packed data are then sent to the microcontroller 103. Further, the programmable logic device 102 may send Service Location Protocol (SLP) signals, e.g., slp_s3, slp_s4, to the microcontroller 103, and the microcontroller 103 determines what state the central processor 101 is currently in (on, off, sleep) based on the received SLP signals.
In one embodiment, the central processor 101 is a domestic Feiteng central processor. The programming logic device 102 may be a Complex Programmable Logic Device (CPLD) chip or a Field Programmable Gate Array (FPGA) chip. The microcontroller 103 may be a Micro Control Unit (MCU) chip or a Field Programmable Gate Array (FPGA) chip. The computer architecture 100 formed by the domestic Feiteng CPU, the conventional low-cost programming logic device 102 (e.g. CPLD chip) and the microcontroller 103 (e.g. MCU chip) not only can realize the functions of the computer architecture based on the foreign CPU, but also overcomes the limitation that foreign components cannot be used and reduces the cost.
The computer architecture 100 further includes a power supply (not shown) coupled to the central processor 101, the programmable logic device 102, and the microcontroller 103 for powering the central processor 101, the programmable logic device 102, and the microcontroller 103. The programmable logic device 102 may also acquire the state of the central processor 101 from the central processor's power signal
Further, the CPU 101, the programmable logic device 102, and the microcontroller 103 in the computer architecture 100 are connected via an asynchronous serial communication port (UART) serial port, an integrated circuit bus (I 2 C) Serial ports or Serial Peripheral Interface (SPI) serial ports are connected for communication.
As shown in fig. 1, an embodiment of the present utility model further provides an intelligent interactive tablet comprising a computer architecture 100 as described above and an interactive display screen 200, the interactive display screen 200 being connected to a microcontroller 103. Specifically, the interactive display screen 200 communicates with the microcontroller 103 through UART serial ports, I2C serial ports, or SPI serial ports.
Further, at least a brand code is stored in the memory 104, the brand code being used to match the interactive display screen (200) to the computer architecture 100.
Specifically, when the microcontroller 103 is connected to the interactive display screen 200, the computer architecture 100 is connected to the interactive display screen 200. The interactive display screen 200 detects the insertion of a component and sends an instruction to the microcontroller 103 (e.g., MCU), for example, asking the central processor in the computer architecture 100 for the module type and the brand code of the intelligent interactive tablet. The microcontroller 103 transmits the instruction to the central processor 101 through the programmable logic device 102 (e.g., CPLD). After receiving the data, the central processor 101 reads the brand code stored in the memory 104 and transmits to the programmable logic device 102, while the central processor 101 also transmits other specific data (for example, slp_s3, slp_s4) to the programmable logic device 102. The programmable logic device 102 transmits data received from the central processor 101 to the microcontroller 103; meanwhile, the signal received from the central processor 101 may also be level-converted as needed. The interactive display screen 200 determines from the received brand code whether the computer architecture 100 matches the interactive display screen 200. The microcontroller 103 summarizes various received data, and converts the summarized data into a corresponding format according to a set communication protocol and sends the format to the interactive display screen 200. After the interactive display screen 200 receives the brand code and other data, it is determined from the brand code whether the computer architecture 100 matches the interactive display screen 200 and a feedback signal is sent to the microcontroller 103. The microcontroller 103 transmits the feedback signal to the programmable logic device 102 and the central processing unit 101, and performs a corresponding operation according to the content of the feedback signal.
Further, the brand code may contain a series of information, such as the model number of the central processing unit, the date of manufacture, etc. Further, the memory 104 may be a flash ROM (read only memory).
The computer architecture for the intelligent interaction tablet and the intelligent interaction tablet have the following effects: the computer architecture 100 composed of the central processing unit 101, the programmable logic device 102 and the microcontroller 103 can directly exchange data with the memory 104 by the central processing unit 101 and transfer the data to the programmable logic device 102, so that the data interaction efficiency is high. The data and signals are integrated by the programmable logic device 102 and the microcontroller 103 and then sent to the interactive display screen 200, so that the compatibility of the interactive display screen 200 for receiving the data is improved. The computer architecture 100 formed by the conventional low-cost programmable logic device 102 and the microcontroller 103 not only can realize the functions of data interaction and instruction communication between the computer architecture based on the foreign central processing unit and the interactive display screen, but also overcomes the limitation that foreign components cannot be used.
The same or similar reference numerals in the drawings of the present embodiment correspond to the same or similar conditions; in the description of the present utility model, it should be understood that, if there is an azimuth or positional relationship indicated by terms such as "upper", "lower", "left", "right", etc., based on the azimuth or positional relationship shown in the drawings, it is only for convenience of describing the present utility model and simplifying the description, but it is not indicated or implied that the apparatus or element referred to must have a specific azimuth, be constructed and operated in a specific azimuth, and thus terms describing the positional relationship in the drawings are merely illustrative and should not be construed as limitations of the present patent, and specific meanings of the terms described above may be understood by those skilled in the art according to specific circumstances.
The foregoing description of the preferred embodiments of the utility model is not intended to be limiting, but rather is intended to cover all modifications, equivalents, and alternatives falling within the spirit and principles of the utility model.
Claims (10)
1. A computer architecture (100) for a smart interactive tablet, comprising: a central processing unit (101), a programmable logic device (102), a microcontroller (103) and a memory (104);
the central processing unit (101) is connected with the memory (104); the programmable logic device (102) is respectively connected with the central processing unit (101) and the microcontroller (103);
the memory (104) is used for storing data interacted with the central processing unit (101);
the microcontroller (103) is configured to send data received from the programmable logic device (102) to an interactive display screen (200) connected thereto, and to send data received from the interactive display screen (200) to the programmable logic device (102).
2. The computer architecture (100) of claim 1, wherein the central processor (101) is a Feiteng central processor.
3. The computer architecture (100) of claim 1, wherein the programmable logic device (102) is a complex programmable logic device chip or a field programmable gate array chip.
4. The computer architecture (100) of claim 1, wherein the microcontroller (103) is a micro control unit chip or a field programmable gate array chip.
5. The computer architecture (100) of any of claims 1-4, further comprising a power supply coupled to the central processor (101), programmable logic device (102), and microcontroller (103) to power the central processor (101), programmable logic device (102), and microcontroller (103).
6. The computer architecture (100) of any of claims 1-4, wherein the central processing unit (101), the programmable logic device (102), and the microcontroller (103) communicate via an asynchronous serial communication port serial port, an integrated circuit bus serial port, or a serial peripheral interface serial port.
7. The computer architecture (100) of claim 1, wherein the programmable logic device (102) is configured to send a service location protocol signal to the microcontroller (103).
8. Intelligent interactive tablet, characterized in that it comprises a computer architecture (100) according to any one of claims 1 to 7 and an interactive display screen (200), said interactive display screen (200) being connected to said microcontroller (103).
9. The intelligent interactive tablet of claim 8, wherein at least a brand code is stored in the memory (104), the brand code being used to match the interactable display (200) with the computer architecture (100).
10. The intelligent interactive tablet of claim 8, wherein the interactive display screen (200) communicates with the microcontroller (103) through an asynchronous serial communication port serial port, an integrated circuit bus serial port, or a serial peripheral interface serial port.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202320239308.6U CN219642239U (en) | 2023-02-17 | 2023-02-17 | Computer architecture for intelligent interaction tablet and intelligent interaction tablet |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202320239308.6U CN219642239U (en) | 2023-02-17 | 2023-02-17 | Computer architecture for intelligent interaction tablet and intelligent interaction tablet |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN219642239U true CN219642239U (en) | 2023-09-05 |
Family
ID=87816440
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202320239308.6U Active CN219642239U (en) | 2023-02-17 | 2023-02-17 | Computer architecture for intelligent interaction tablet and intelligent interaction tablet |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN219642239U (en) |
-
2023
- 2023-02-17 CN CN202320239308.6U patent/CN219642239U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108027791A (en) | Input/output signal bridge joint and virtualization in multinode network | |
| CA1318979C (en) | Method and circuit for automatically communicating in two modes through a backplane | |
| KR20090111799A (en) | A multi-function peripheral device, corresponding method and electronic system having a peripheral and a host communicating via a single interface | |
| CN102292714B (en) | The communications protocol that memory source between device assembly is shared | |
| CN102637453B (en) | Phase change memory including serial input/output interface | |
| CN107277390A (en) | One kind is based on Zynq multi-channel video splicing systems | |
| CN219642239U (en) | Computer architecture for intelligent interaction tablet and intelligent interaction tablet | |
| CN110096291A (en) | Power management chip upgrades circuit, method and the network equipment | |
| CN101409641A (en) | System and method for implementing remote download through control module main-standby mode | |
| WO2004109437A2 (en) | System boot method | |
| CN209627391U (en) | Dual redundant formula RS485-CAN communication board | |
| KR100441533B1 (en) | Method of identifying peripheral device employed in a semiconductor device | |
| CN102523265B (en) | Process data dynamic distribution MVB controller and data processing method thereof | |
| CN216057079U (en) | Internet of things terminal and internet of things system | |
| CN115309080A (en) | Equipment awakening method, device and system | |
| CN115562863A (en) | Edge computing device and method based on distributed heterogeneous chip architecture | |
| CN111679995B (en) | Embedded management execution unit of space computer based on 1553B bus | |
| CN101753393B (en) | Communication chip architecture based on IEC 61158 standard field bus | |
| JPH09259068A (en) | Extended input and output interface | |
| CN104750634A (en) | Reading method, system and interconnecting device controller | |
| CN114063513A (en) | Power module parallel operation address allocation method, system, device, electronic equipment and computer readable storage medium | |
| CN214253206U (en) | Wifi module compatible with SDIO and USB interfaces | |
| CN104601289A (en) | Electronic equipment and information processing method | |
| CN102201829A (en) | Circuit structure and method for realizing data parsing of SIM/USIM ((Subscriber Identity Module/Universal Subscriber Identity Module) card in digital baseband communication chip | |
| CN101594719A (en) | Offline control device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |