CN219046184U - Feiteng platform board level state diagnosis alarm system - Google Patents

Feiteng platform board level state diagnosis alarm system Download PDF

Info

Publication number
CN219046184U
CN219046184U CN202222556473.2U CN202222556473U CN219046184U CN 219046184 U CN219046184 U CN 219046184U CN 202222556473 U CN202222556473 U CN 202222556473U CN 219046184 U CN219046184 U CN 219046184U
Authority
CN
China
Prior art keywords
chip
power supply
board
data
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202222556473.2U
Other languages
Chinese (zh)
Inventor
林思博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Zhongwei Information Technology Co ltd
Original Assignee
Shenzhen Zhongwei Information Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Zhongwei Information Technology Co ltd filed Critical Shenzhen Zhongwei Information Technology Co ltd
Priority to CN202222556473.2U priority Critical patent/CN219046184U/en
Application granted granted Critical
Publication of CN219046184U publication Critical patent/CN219046184U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The utility model discloses a Feiteng platform board-level state diagnosis alarm system, which comprises a CPU chip, an MCU chip and a CPLD chip which are arranged on a main board and are in mutual data communication through an I2C interface, wherein: the MCU chip is connected with the plate hardware module through the I2C interface and is used for acquiring state data of the plate hardware module and storing the state data in the register, wherein the state data at least comprises temperature data and power supply voltage data; the CPLD chip is also connected with an indicator lamp and a buzzer; the CPU chip is used for actively acquiring state data from the MCU chip and issuing an execution command to the CPLD chip according to the state data so that the CPLD chip operates the buzzer and the indicator lamp according to the execution command. The utility model realizes the board-level hardware state diagnosis function of the home-made processor platform main board; the circuit is simple, the test and debugging difficulty is reduced; the devices are few, and the cost is low; a user can read the hardware state of the board through the API, and the device can quickly acquire the hardware state when encountering an abnormal state.

Description

Feiteng platform board level state diagnosis alarm system
Technical Field
The utility model relates to the technical field of computers, in particular to a Feiteng platform board level state diagnosis alarm system.
Background
The application environment of the conventional domestic processor platform board level state diagnosis is still in a blank stage, the basic state of the processor can be judged and analyzed only by using tools in a factory, the board level hardware state diagnosis cannot be achieved, and a part of product boards can only adopt a miniPCE interface to be connected with a diagnosis card so as to detect the running state of the boards. However, when the main board of the domestic processor platform fails, the board-level abnormal state cannot be rapidly and accurately judged in the form of a diagnosis card, and a more targeted analysis scheme cannot be adopted.
Disclosure of Invention
In view of the above technical problems, the utility model provides a Feiteng platform board level state diagnosis alarm system, which is used for realizing board level hardware state diagnosis of a domestic processor platform, such as an FT-2000/4 processor platform, and detecting and acquiring results of board hardware states, and mainly comprises an operation state of a board, main power supply voltage of the board and related temperature of the board, and acquiring diagnosis results of the board hardware states in the form of an indicator lamp, a buzzer and a nixie tube, so that a targeted solution can be adopted more rapidly and effectively.
Other features and advantages of the utility model will be apparent from the following detailed description, or may be learned by the practice of the utility model.
The utility model aims to provide a Feiteng platform board-level state diagnosis alarm system, which comprises a CPU chip, an MCU chip and a CPLD chip which are arranged on a main board and are in mutual data communication through an I2C interface, wherein: the MCU chip is connected with the plate hardware module through the I2C interface and is used for acquiring state data of the plate hardware module and storing the state data in the register, wherein the state data at least comprises temperature data and power supply voltage data; the CPLD chip is also connected with an indicator lamp and a buzzer; the CPU chip is used for actively acquiring state data from the MCU chip and issuing an execution command to the CPLD chip according to the state data so that the CPLD chip operates the buzzer and the indicator lamp according to the execution command.
Further, the board-to-board hardware module comprises a plurality of temperature sensors, wherein the temperature data are derived from a plurality of temperature sensors, the temperature sensors are arranged in a plurality of areas on the main board, and at least one temperature sensor is used for detecting the temperature data of the CPU chip.
Further, the board hardware module at least comprises one of a board 12V power supply, a memory VDDQ power supply, a core power supply and a 3.3V power supply, wherein the power supply voltage data is derived from the board 12V power supply, the memory VDDQ power supply, the core power supply and the 3.3V power supply, and the board 12V power supply, the memory VDDQ power supply, the core power supply and the 3.3V power supply are respectively connected with the MCU chip through an I2C interface, and are used for transmitting the respective power supply voltage data to the MCU chip after ADC conversion.
Furthermore, the MCU chip is also connected with the LED drive control chip through the I2C interface, the LED drive control chip is connected with the nixie tube, the CPU chip analyzes the state data and then sends the running state of the board card to the MCU chip, and the MCU chip is communicated with the LED drive control chip and then displays the running state of the board card through the nixie tube.
The technical scheme of the utility model has the following beneficial effects:
the board-level hardware state diagnosis function of the main board of the domestic processor platform can be realized through the domestic MCU and the domestic CPLD; from the research and development design point of view, the circuit is simple, the test and debugging difficulties are reduced; from the perspective of cost, the device is few, and the cost is low; from the use perspective, a user can read the hardware state of the board through the API, and the equipment can quickly acquire the abnormal state; from the viewpoint of localization, fully localization devices can be adopted to realize autonomous control.
Drawings
Fig. 1 is a block diagram of an embodiment of the present specification.
Reference numerals illustrate: 1. a CPU chip; 2. an MCU chip; 3. a CPLD chip; 4. a plate hardware module; 41. a temperature sensor; 42. a board card 12V power supply; 43. memory VDDQ power supply; 44. a nuclear power source; 45. a 3.3V power supply; 5. an indicator light; 6. a buzzer; 7. an LED driving control chip; 8. a nixie tube.
Detailed Description
Example embodiments will now be described more fully with reference to the accompanying drawings. However, the exemplary embodiments may be embodied in many forms and should not be construed as limited to the examples set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of the example embodiments to those skilled in the art. The described features, structures, or characteristics may be combined in any suitable manner in one or more embodiments. In the following description, numerous specific details are provided to give a thorough understanding of embodiments of the present disclosure. One skilled in the relevant art will recognize, however, that the aspects of the disclosure may be practiced without one or more of the specific details, or with other components, devices, steps, etc. In other instances, well-known technical solutions have not been shown or described in detail to avoid obscuring aspects of the present disclosure.
As shown in fig. 1, a system for diagnosing and alarming a state of a table of a flying platform is provided, the system comprises a CPU chip 1, an MCU chip 2 and a CPLD chip 3 which are installed on a main board and communicate data with each other through an I2C interface, wherein:
the MCU chip 2 is connected with the plate hardware module 4 through an I2C interface and is used for acquiring state data of the plate hardware module 4 and storing the state data in a register, wherein the state data at least comprises temperature data and power supply voltage data; the CPLD chip 3 is also connected with an indicator lamp 5 and a buzzer 6; the CPU chip 1 is configured to actively acquire status data from the MCU chip 2, and issue an execution command to the CPLD chip 3 according to the status data, so that the CPLD chip 3 operates the buzzer 6 and the indicator lamp 5 according to the execution command.
The utility model can be applied to the Feiteng FT2000/4 processor platform and other domestic processor platforms, and realizes the diagnosis warning of the board-level hardware state. In cooperation, the CPLD chip 3 can adopt GW1N-LV9PG256I5, the MCU chip 2 can adopt STC8H1K08, the CPU chip 1 can adopt FT2000/4, and mutual data communication is carried out between the three, so that diagnosis and warning of board-level hardware state are realized.
The board hardware module 4 includes a plurality of temperature sensors 41, the temperature data is derived from the plurality of temperature sensors 41, the plurality of temperature sensors 41 are disposed in a plurality of areas on the motherboard, and at least one temperature sensor 41 is used for detecting the temperature data of the CPU chip 1. In addition, the temperature sensor 41 may be one of thermistors.
The board hardware module 4 at least comprises one of a board 12V power supply 42, a memory VDDQ power supply 43, a nuclear power supply 44 and a 3.3V power supply 45, wherein the power supply voltage data is derived from the board 12V power supply 42, the memory VDDQ power supply 43, the nuclear power supply 44 and the 3.3V power supply 45, and the board 12V power supply 42, the memory VDDQ power supply 43, the nuclear power supply 44 and the 3.3V power supply 45 are respectively connected with the MCU chip 2 through I2C interfaces and are used for transmitting the respective power supply voltage data to the MCU chip 2 after ADC conversion.
The MCU chip 2 is also connected with the LED drive control chip 7 through an I2C interface, the LED drive control chip 7 is connected with the nixie tube 8, the CPU chip 1 analyzes the state data and then transmits the running state of the board card to the MCU chip 2, and the MCU chip 2 is communicated with the LED drive control chip 7 and then displays the running state of the board card through the nixie tube 8.
The working process comprises the following steps: the MCU chip 2 obtains state data (including temperature data and power supply voltage data) of the plate hardware module 4 through an I2C interface and stores the state data into a register;
the CPU chip 1 may adopt an FT2000/4 processor, but not limited to this, the main I2C interface of the CPU chip 1 is connected to the MCU chip 2, the CPU chip 1 performs data communication with the MCU chip 2, the state collected by the MCU chip 2 (including the CPU temperature obtained by the temperature sensor 41, the system temperature, and the power supply voltage data of the main components on the board) is actively obtained, the user can read and monitor this part of information under the system through the API, the CPU chip 1 can send the board card running state to the MCU chip 2 through the BIOS software, the MCU chip 2 communicates with the LED drive control chip 7 (the model may be TM 1650), and the board card running state is displayed through the nixie tube 8;
the main I2C interface of the CPU chip 1 is synchronously connected to the CPLD chip 3, the CPU chip 1 carries out data communication with the MCU chip 2, the actions of the buzzer 6 and the running state indicator lamp 5 are actively issued to the CPLD chip 3, and the CPLD chip 3 executes commands to operate the buzzer 6 and the indicator lamp 5, so that a user intuitively knows the state of the mainboard.
The technical scheme of the utility model has the following beneficial effects:
the board-level hardware state diagnosis function of the main board of the domestic processor platform can be realized through the domestic MCU and the domestic CPLD; from the research and development design point of view, the circuit is simple, the test and debugging difficulties are reduced; from the perspective of cost, the device is few, and the cost is low; from the use perspective, a user can read the hardware state of the board through the API, and the equipment can quickly acquire the abnormal state; from the viewpoint of localization, fully localization devices can be adopted to realize autonomous control.
The functions of the scheme designed by the utility model belong to independent modularization, can be directly adopted on other domestic processor platforms, is suitable for the unnecessary requirements under different platform environments, and can also carry out logic function processing on the CPLD chip 3 and the MCU chip 2 through software, so that other required functions can be realized more flexibly, and the unnecessary degree of function optimization can be carried out; meanwhile, any functional module can be cut, the functional structures of the MCU chip 2 and the CPLD chip 3 are simplified, and the stability and the safety of the MCU chip 2 and the CPLD chip 3 are optimized.
Finally, it should be noted that: the above embodiments are only for illustrating the technical solution of the present utility model, and not for limiting the same; although the utility model has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical scheme described in the foregoing embodiments can be modified or some or all of the technical features thereof can be replaced by equivalents; such modifications and substitutions do not depart from the spirit of the utility model. Furthermore, those skilled in the art will appreciate that while some embodiments described herein include some features but not others included in other embodiments, combinations of features of different embodiments are meant to be within the scope of the utility model and form different embodiments. For example, in the claims below, any of the claimed embodiments may be used in any combination. The information disclosed in this background section is only for enhancement of understanding of the general background of the utility model and should not be taken as an acknowledgement or any form of suggestion that this information forms the prior art already known to a person skilled in the art.

Claims (4)

1. The system is characterized by comprising a CPU chip, an MCU chip and a CPLD chip which are arranged on a main board and are in mutual data communication through an I2C interface, wherein:
the MCU chip is connected with the plate hardware module through the I2C interface and is used for acquiring state data of the plate hardware module and storing the state data in the register, wherein the state data at least comprises temperature data and power supply voltage data;
the CPLD chip is also connected with an indicator lamp and a buzzer;
the CPU chip is used for actively acquiring state data from the MCU chip and issuing an execution command to the CPLD chip according to the state data so that the CPLD chip operates the buzzer and the indicator lamp according to the execution command.
2. The flying platform board level status diagnostic alarm system of claim 1, wherein said board hardware module comprises a plurality of temperature sensors, said temperature data originating from a plurality of said temperature sensors, said plurality of temperature sensors disposed in a plurality of areas on said motherboard, and at least one of said temperature sensors for detecting said temperature data of said CPU chip.
3. The system of claim 1, wherein the hardware module comprises at least one of a board 12V power supply, a memory VDDQ power supply, a core power supply, and a 3.3V power supply, the power supply voltage data is derived from the board 12V power supply, the memory VDDQ power supply, the core power supply, and the 3.3V power supply, and the board 12V power supply, the memory VDDQ power supply, the core power supply, and the 3.3V power supply are respectively connected to the MCU chip through an I2C interface, and are configured to transmit the respective power supply voltage data to the MCU chip after ADC conversion.
4. The system of claim 1, wherein the MCU chip is further connected to an LED driving control chip through an I2C interface, the LED driving control chip is connected to a nixie tube, the CPU chip analyzes the status data and then transmits the running status of the board to the MCU chip, and the MCU chip communicates with the LED driving control chip and then displays the running status of the board through the nixie tube.
CN202222556473.2U 2022-09-26 2022-09-26 Feiteng platform board level state diagnosis alarm system Active CN219046184U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202222556473.2U CN219046184U (en) 2022-09-26 2022-09-26 Feiteng platform board level state diagnosis alarm system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202222556473.2U CN219046184U (en) 2022-09-26 2022-09-26 Feiteng platform board level state diagnosis alarm system

Publications (1)

Publication Number Publication Date
CN219046184U true CN219046184U (en) 2023-05-19

Family

ID=86318927

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202222556473.2U Active CN219046184U (en) 2022-09-26 2022-09-26 Feiteng platform board level state diagnosis alarm system

Country Status (1)

Country Link
CN (1) CN219046184U (en)

Similar Documents

Publication Publication Date Title
US7356431B2 (en) Method for testing an input/output functional board
CN102044137A (en) Intelligent spot inspection system supporting multiple access methods and construction method and spot inspection method of intelligent spot inspection system
US9201650B2 (en) Super I/O module and control method thereof
CN106649021B (en) PCIe is from equipment testing device
CN108549591A (en) A kind of black box device and its implementation of embedded system
CN112099412A (en) Safety redundancy architecture of micro control unit
CN219046184U (en) Feiteng platform board level state diagnosis alarm system
CN104424086B (en) Computer error detection module and method
CN111338907A (en) Remote state monitoring system and method of PCIE (peripheral component interface express) equipment
CN101795204A (en) Remote hardware detection system and method
CN109597389A (en) A kind of test macro of embedded control system
CN101135908A (en) Engineering machinery monitoring apparatus
CN201060006Y (en) Bus type debugging diagnostic apparatus
GB2412199A (en) Performing diagnostic operations upon a data processing apparatus with power-down support.
CN212411187U (en) Monitoring management board card of Feiteng server
CN105279921A (en) Method for remote control of material testing machine
CN104656490A (en) Remote control system for material testing machine
CN105929818B (en) Microcontroller SOC built-in IO maps testing arrangement
CN214795825U (en) Computer expansion card based on internet of things technology
CN112666979A (en) Unmanned aerial vehicle flight control system
CN112363894A (en) Domestic computer fault alarm system
CN111338911A (en) Server hard disk indicator lamp control system and control method thereof
CN220137565U (en) Monitoring management system based on VNX architecture
CN220188924U (en) Server based on Feiteng platform
CN110908953A (en) Processor interconnection system and method

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant