CN216697021U - Communication circuit, control device and air conditioner - Google Patents

Communication circuit, control device and air conditioner Download PDF

Info

Publication number
CN216697021U
CN216697021U CN202123135786.2U CN202123135786U CN216697021U CN 216697021 U CN216697021 U CN 216697021U CN 202123135786 U CN202123135786 U CN 202123135786U CN 216697021 U CN216697021 U CN 216697021U
Authority
CN
China
Prior art keywords
resistor
npn
type triode
module
communication circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202123135786.2U
Other languages
Chinese (zh)
Inventor
刘庆海
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ningbo Aux Electric Co Ltd
Zhuhai Tuoxin Technology Co Ltd
Original Assignee
Ningbo Aux Electric Co Ltd
Zhuhai Tuoxin Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ningbo Aux Electric Co Ltd, Zhuhai Tuoxin Technology Co Ltd filed Critical Ningbo Aux Electric Co Ltd
Priority to CN202123135786.2U priority Critical patent/CN216697021U/en
Application granted granted Critical
Publication of CN216697021U publication Critical patent/CN216697021U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate

Landscapes

  • Logic Circuits (AREA)

Abstract

The utility model provides a communication circuit, a control device and an air conditioner. The communication circuit comprises a sending module, an enabling module and a receiving module; the sending module, the enabling module and the receiving module are respectively connected with different pins at each part of an MAX13085 chip IC; wherein, the input signal and the output signal of the receiving module are the same. By keeping the input signal and the output signal of the receiving module consistent, the bit error rate of a communication circuit is reduced and the transmission reliability is improved under the condition that the transmission rate is above 9600 bps.

Description

Communication circuit, control device and air conditioner
Technical Field
The utility model relates to the technical field of air conditioners, in particular to a communication circuit, a control device and an air conditioner.
Background
In recent years, with the rapid development of the internet of things, the communication technology is also continuously improved, and the communication circuit is used as the main communication technology for communication between devices and is more and more widely applied. In order to ensure that the processor can operate reliably without interference from the outside, the power supply of the chip and the power supply of the processor need to be separated during circuit design.
However, in the communication circuit used by the existing air conditioner, the input and output signals in the receiving module are inconsistent, so that the communication circuit used by the existing air conditioner is only suitable for the transmission rate below 9600bps, the error code rate is greatly improved when the rate is increased, and the transmission reliability is poor.
SUMMERY OF THE UTILITY MODEL
The problems solved by the utility model are as follows: the problems that the bit error rate is greatly improved and the transmission reliability is poor when the transmission rate of a communication circuit of the air conditioner is more than 9600bps are solved.
To solve the above problem, in one aspect, an embodiment of the present invention provides a communication circuit, including: the device comprises a sending module, an enabling module and a receiving module; the sending module, the enabling module and the receiving module are respectively connected with different pins at each part of a chip IC; wherein, the input signal and the output signal of the receiving module are the same.
Compared with the prior art, the embodiment of the utility model has the following specific beneficial effects: by keeping the input signal and the output signal of the receiving module consistent, the bit error rate of a communication circuit is reduced and the transmission reliability is improved under the condition that the transmission rate is above 9600 bps.
In an embodiment of the present invention, when the input signal is at a high level, the receiving module is not turned on, and the output signal is at a high level; when the input signal is at a low level, the receiving module is turned on, and the output signal is at a low level.
The technical effect achieved by adopting the technical scheme is as follows: the input and output signals of the receiving module are kept consistent through the conduction and the non-conduction of the receiving module, so that the bit error rate of a communication circuit is reduced under the condition that the transmission rate is above 9600bps, and the transmission reliability is improved.
In one embodiment of the present invention, the receiving module includes: a PNP type triode Q2; an NPN transistor Q1 and resistors R1, R2, R3, R4, and R5; the base of the PNP triode Q2 is connected to a resistor R4 and a resistor R5, the resistor R5 is connected to a first pin RO of the chip IC, the resistor R4 is connected to a first voltage and an emitter of the PNP triode Q2, the collector of the PNP triode Q2 is connected to the resistor R2 and the resistor R3, the resistor R2 is connected to the base of the NPN triode Q1, the resistor R3 is connected to the emitter of the NPN triode Q1 and grounded, the collector of the NPN triode Q1 is connected to the resistor R1 and an RXD pin of the CPU UART, and the R1 is connected to a fourth voltage.
The technical effect achieved by adopting the technical scheme is as follows: through the connection relation among the resistors R1, R2, R3, R4 and R5 and the NPN type triode Q1 and the PNP type triode Q2, the high and low levels between the NPN type triode Q1 and the PNP type triode Q2 can be quickly converted, so that the input signal and the output signal of the receiving module are the same, the communication speed is improved, and the waveform has a certain shaping function.
In an embodiment of the present invention, when the RO port of the chip IC is at a high level, the PNP transistor Q2 is not turned on, the collector of the PNP transistor Q2 is at a low level, so that the NPN transistor Q1 is also not turned on, and the RXD receives a high level through the R1; when the RO port of the chip IC is at a low level, the PNP type triode Q2 is conducted, so that the NPN type triode Q1 is conducted, and the RXD is grounded and receives a low level.
The technical effect achieved by adopting the technical scheme is as follows: the PNP type triode Q2 and the NPN type triode Q1 are conducted or not conducted, so that high/low level signals are rapidly transformed, output signals and input signals are kept consistent, physical delay is reduced, communication speed is improved, the error rate of a communication circuit can be reduced under the condition that the transmission speed is above 9600bps, and the transmission reliability is guaranteed.
In an embodiment of the present invention, the enabling module and/or the sending module are connected to an IO port of a processor.
The technical effect achieved by adopting the technical scheme is as follows: the IO port of the processor is connected through the enabling module and/or the sending module, so that the communication circuit can realize communication with an external device through the IO port.
In one embodiment of the utility model, the enabling module comprises: the resistor R6, the resistor R7 and the NPN type triode Q3, wherein the emitter of the NPN type triode Q3 is connected with the third pin DE and the second pin RE of the chip IC; the emitter of the NPN type triode Q3 is grounded through the resistor R6; the base electrode of the NPN type triode Q3 is connected with a DE/RE pin of the CPU UART; the collector of the NPN transistor Q3 is connected with a second voltage through the resistor R7.
The technical effect achieved by adopting the technical scheme is as follows: the enabling module can adjust the level of the NPN type triode Q3 through the resistors R6 and R7, so that the level of the NPN type triode Q3 can be converted between a high level and a low level, the working state of the enabling module is changed, the conversion efficiency of the working state of the enabling module is improved, the communication efficiency of the communication circuit is integrally improved, and physical delay is reduced.
In an embodiment of the present invention, when the enable module is at a high level, the NPN transistor Q3 is turned on, and both the DE and RE enable ports of the chip IC receive a high level; when the enable module is at a high level, the NPN transistor Q3 is not turned on, and both the DE and RE enable ports of the chip IC receive a low level.
The technical effect achieved by adopting the technical scheme is as follows: the level of the NPN triode Q3 is adjusted by conducting and non-conducting the NPN triode Q3, and then the level amplitude of the DE and RE enabling ports of the chip IC is adjusted, so that the conversion of the working state of the enabling module is ensured, and the communication efficiency of the communication circuit is improved.
In one embodiment of the present invention, the sending module includes: an NPN transistor Q4, a PNP transistor Q5, and resistors R8, R9, R10, R11, and R12; a collector of the NPN transistor Q4 is connected to the resistor R12 and the fourth pin DT of the chip IC, the resistor R12 is connected to the third voltage, an emitter of the NPN transistor Q4 is connected to the resistor R9 and to ground, a collector of the PNP transistor Q5 is connected to the resistor R8 and the resistor R9, the resistor R8 is connected to a base set of the NPN transistor Q4, the base set of the PNP transistor Q5 is connected to the TXD pin of the CPU UART via the resistor R11, and an emitter of the PNP transistor Q5 is connected to the resistor R11 via the resistor R10.
The technical effect achieved by adopting the technical scheme is as follows: the transmitting module can adjust the levels of the NPN type triode Q4 and the PNP type triode Q5 through the resistors R8, R9, R10, R11 and R12, namely the levels of the NPN type triode Q4 and the PNP type triode Q5 can be converted between a high level and a low level, so that the working state of the transmitting module is adjusted, and the communication efficiency of the communication circuit is improved.
In one embodiment of the utility model, the method comprises the following steps: when the sending module is at a high level, the PNP type triode Q5 is not conducted, then the NPN type triode Q4 is not conducted, and the sending port DT of the chip IC receives the high level; when the sending module is at a low level, the PNP transistor Q5 is turned on, and then the NPN transistor Q4 is turned on, and the sending port DT of the chip IC directly receives the low level.
The technical effect achieved by adopting the technical scheme is as follows: the level of the NPN type triode Q4 and the level of the PNP type triode Q5 are adjusted by conducting and not conducting the NPN type triode Q4 and the PNP type triode Q5, and then the level amplitude of the sending port DT of the chip IC is adjusted, so that the conversion of the working state of the sending module is guaranteed, and the communication efficiency of the communication circuit is improved.
On the other hand, an embodiment of the present invention further provides a control device, including the communication circuit according to any one of the above embodiments.
Furthermore, an embodiment of the present invention further provides an air conditioner, including the control device according to the above embodiment.
In summary, the above embodiments of the present application may have the following advantages or beneficial effects:
1) by keeping the input signal and the output signal of the receiving module consistent, the bit error rate of a communication circuit is reduced and the transmission reliability is improved under the condition that the transmission rate is above 9600 bps;
2) through the connection relation among the resistors R1, R2, R3, R4 and R5 and the NPN type triode Q1 and the PNP type triode Q2, the high and low levels between the NPN type triode Q1 and the PNP type triode Q2 can be quickly converted, so that the input signal and the output signal of the receiving module are the same, the communication speed is improved, and the waveform has a certain shaping function;
3) compared with the traditional method without voltage transformation and by utilizing optical coupling voltage transformation, the communication circuit realizes voltage transformation, reduces time delay, is not limited below the 9600bps rate, and improves the upper limit of communication.
Drawings
Fig. 1 is a schematic structural diagram of a communication circuit according to a first embodiment of the present invention.
Description of reference numerals:
100-a sending module; 200-an enabling module; 300-a receiving module.
Detailed Description
In order to make the aforementioned objects, features and advantages of the present invention comprehensible, embodiments accompanied with figures are described in detail below.
[ first embodiment ] A method for manufacturing a semiconductor device
In one aspect, referring to fig. 1, an embodiment of the present invention provides a communication circuit, including: a transmitting module 100, an enabling module 200 and a receiving module 300.
Specifically, the sending module 100, the enabling module 200, and the receiving module 300 are respectively connected to different pins of a chip IC, which may be, for example, the MAX13085 chip IC shown in fig. 1; the input signal and the output signal of the receiving module 300 are the same.
By keeping the input signal and the output signal of the receiving module 300 consistent, the bit error rate of the communication circuit is reduced and the transmission reliability is improved under the condition that the transmission rate is above 9600 bps.
Further, when the input signal is at a high level, the receiving module 300 is not turned on, and the output signal is at a high level; when the input signal is at a low level, the receiving module 300 is turned on, and the output signal is at a low level.
The input and output signals of the receiving module 300 are kept consistent through the conduction and the non-conduction of the receiving module 300, so that the bit error rate of a communication circuit is reduced under the condition that the transmission rate is higher than 9600bps, and the transmission reliability is improved.
Further, the receiving module 300 includes: a PNP type triode Q2; an NPN transistor Q1 and resistors R1, R2, R3, R4, and R5.
Specifically, a base of the PNP transistor Q2 is connected to the resistor R4 and the resistor R5, the resistor R5 is connected to the first pin RO of the MAX13085 chip IC, the resistor R4 is connected to the first voltage and an emitter of the PNP transistor Q2, a collector of the PNP transistor Q2 is connected to the resistor R2 and the resistor R3, the resistor R2 is connected to a base of the NPN transistor Q1, the resistor R3 is connected to an emitter of the NPN transistor Q1 and grounded, a collector of the NPN transistor Q1 is connected to the resistor R1 and an RXD pin of the CPU UART, and the R1 is connected to the fourth voltage.
Through the connection relation among the resistors R1, R2, R3, R4 and R5 and the NPN type triode Q1 and the PNP type triode Q2, the high and low levels between the NPN type triode Q1 and the PNP type triode Q2 can be quickly converted, so that the input signal and the output signal of the receiving module 300 are the same, the communication speed is improved, and the waveform has a certain shaping function.
Specifically, the received low level signal can be quickly pulled to the low level through the conduction of the NPN type triode Q1, when the high level signal is transmitted, the PNP type triode Q2 is not conducted, and the collector of the PNP type triode Q2 is grounded through the resistor R3, so that the level can be quickly reduced, the NPN type triode Q1 is not conducted, and at this time, the current of the NPN type triode Q1 can be quickly discharged through the resistor R3 to wait for the arrival of the next level signal, so that the communication circuit is not limited below the 9600bps rate, and the communication upper limit is improved.
Further, when the RO port of the MAX13085 chip IC is at a high level, the PNP transistor Q2 is not turned on, and the collector of the PNP transistor Q2 is at a low level, so that the NPN transistor Q1 is also not turned on, and the RXD receives a high level through the R1; when the RO port of the MAX13085 chip IC is at a low level, the PNP transistor Q2 is turned on, so that the NPN transistor Q1 is turned on, and RXD is grounded and receives a low level.
The PNP type triode Q2 and the NPN type triode Q1 are conducted or not conducted, so that high/low level signals are rapidly transformed, output signals and input signals are kept consistent, physical delay is reduced, communication speed is improved, the error rate of a communication circuit can be reduced under the condition that the transmission speed is above 9600bps, and the transmission reliability is guaranteed.
Further, the enabling module 200 and/or the sending module 100 are connected to the IO port of the processor.
The enabling module 200 and/or the sending module 100 are/is connected with an IO port of the processor, so that the communication circuit can realize communication with an external device through the IO port; and can enable the module 200 and/or the sending module 100 to be equal in level with the processor.
Further, the enabling module 200 includes: resistors R6 and R7 and an NPN type triode Q3.
Specifically, an emitter of the NPN type triode Q3 is connected to the third pin DE and the second pin RE of the MAX13085 chip IC; an emitter of the NPN type triode Q3 is grounded through a resistor R6; the base electrode of the NPN type triode Q3 is connected with a DE/RE pin of the CPU UART; the collector of the NPN transistor Q3 is connected to the second voltage through a resistor R7.
The enabling module 200 can adjust the level of the NPN type triode Q3 through the resistors R6 and R7, so that the level of the NPN type triode Q3 can be switched between a high level and a low level, and then the working state of the enabling module 200 is changed, the conversion efficiency of the working state of the enabling module 200 is improved, the communication efficiency of the communication circuit is integrally improved, and the physical delay is reduced.
Further, when the enabling module 200 is at a high level, the NPN transistor Q3 is turned on, and both the DE and RE enabling ports of the MAX13085 chip IC receive a high level; when the enable module 200 is at a high level, the NPN transistor Q3 is turned off, and both the DE and RE enable ports of the MAX13085 chip IC receive a low level.
The level of the NPN transistor Q3 is adjusted by turning on and off the NPN transistor Q3, and the level amplitudes of the DE and RE enable ports of the MAX13085 chip IC are then adjusted, thereby ensuring the conversion of the operating state of the enable module 200 and improving the communication efficiency of the communication circuit.
Further, the sending module 100 includes: an NPN transistor Q4, a PNP transistor Q5, and resistors R8, R9, R10, R11, and R12.
Specifically, a collector of the NPN transistor Q4 is connected to the resistor R12 and the fourth pin DT of the MAX13085 chip IC, the resistor R12 is connected to the third voltage, an emitter of the NPN transistor Q4 is connected to the resistor R9 and grounded, a collector of the PNP transistor Q5 is connected to the resistor R8 and the resistor R9, the resistor R8 is connected to a base set of the NPN transistor Q4, the base set of the PNP transistor Q5 is connected to the TXD pin of the CPU through R11, and an emitter of the PNP transistor Q5 is connected to the resistor R11 through the resistor R10.
The sending module 100 can adjust the levels of the NPN type triode Q4 and the PNP type triode Q5 through the resistors R8, R9, R10, R11 and R12, that is, the levels of the NPN type triode Q4 and the PNP type triode Q5 can be switched between a high level and a low level, so as to adjust the working state of the sending module 100 and improve the communication efficiency of the communication circuit.
Further, the method comprises the following steps: when the sending module 100 is at a high level, the PNP type triode Q5 is not conducted, then the NPN type triode Q4 is not conducted, and the sending port DT of the MAX13085 chip IC receives a high level; when the sending module 100 is at a low level, the PNP transistor Q5 is turned on, and then the NPN transistor Q4 is turned on, and the sending port DT of the MAX13085 chip IC directly receives the low level.
The level of the NPN triode Q4 and the level of the PNP triode Q5 are adjusted by turning on and off the NPN triode Q4 and the PNP triode Q5, and then the level amplitude of the DT of the IC of the MAX13085 chip is adjusted, so that the conversion of the working state of the transmission module 100 is ensured, and the communication efficiency of the communication circuit is improved.
[ second embodiment ]
On the other hand, an embodiment of the present invention further provides a control device, including the communication circuit according to the first embodiment.
[ third embodiment ]
Furthermore, an embodiment of the present invention further provides an air conditioner, including the control device according to the second embodiment.
In the embodiments provided in the present application, it should be understood that the disclosed apparatus and the control method of the air conditioner sleep mode may be implemented in other manners. The above-described embodiments of the apparatus are merely illustrative, and for example, functional modules in the embodiments of the present invention may be integrated together to form an independent part, or each module may exist separately, or two or more modules may be integrated to form an independent part.
The functions, if implemented in the form of software functional modules and sold or used as a stand-alone product, may be stored in a computer readable storage medium. Based on such understanding, the technical solution of the present invention or portions thereof that substantially contribute to the prior art may be embodied in the form of a software product, which is stored in a storage medium and includes several instructions for enabling a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the control method of the air conditioner sleep mode according to the embodiments of the present invention. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and other various media capable of storing program codes.
Although the present invention is disclosed above, the present invention is not limited thereto. Various changes and modifications may be effected therein by one skilled in the art without departing from the spirit and scope of the utility model as defined in the appended claims.

Claims (11)

1. A communication circuit, comprising: a sending module (100), an enabling module (200) and a receiving module (300); it is characterized in that the preparation method is characterized in that,
the sending module (100), the enabling module (200) and the receiving module (300) are respectively connected with different pins at each part of a chip IC;
wherein the input signal and the output signal of the receiving module (300) are the same.
2. The communication circuit of claim 1,
when the input signal is at a high level, the receiving module (300) is not conducted, and the output signal is at a high level;
when the input signal is at a low level, the receiving module (300) is turned on, and the output signal is at a low level.
3. The communication circuit according to claim 1, wherein the receiving module (300) comprises: a PNP type triode Q2; an NPN transistor Q1 and resistors R1, R2, R3, R4, and R5; the base of the PNP triode Q2 is connected to a resistor R4 and a resistor R5, the resistor R5 is connected to a first pin RO of the chip IC, the resistor R4 is connected to a first voltage and an emitter of the PNP triode Q2, the collector of the PNP triode Q2 is connected to the resistor R2 and the resistor R3, the resistor R2 is connected to the base of the NPN triode Q1, the resistor R3 is connected to the emitter of the NPN triode Q1 and grounded, the collector of the NPN triode Q1 is connected to the resistor R1 and an RXD pin of the CPU UART, and the R1 is connected to a fourth voltage.
4. The communication circuit of claim 3,
when the RO port of the chip IC is at a high level, the PNP transistor Q2 is not turned on, and the collector of the PNP transistor Q2 is at a low level, so that the NPN transistor Q1 is also not turned on, and the RXD receives a high level through the R1;
when the RO port of the chip IC is at a low level, the PNP type triode Q2 is conducted, so that the NPN type triode Q1 is conducted, and the RXD is grounded and receives a low level.
5. The communication circuit according to claim 1, wherein the enabling module (200) and/or the sending module (100) is connected to an IO port of a processor.
6. The communication circuit according to claim 1, wherein the enabling module (200) comprises: the resistor R6, the resistor R7 and the NPN type triode Q3, wherein the emitter of the NPN type triode Q3 is connected with the third pin DE and the second pin RE of the chip IC; the emitter of the NPN type triode Q3 is grounded through the resistor R6; the base electrode of the NPN type triode Q3 is connected with a DE/RE pin of a CPU UART; the collector of the NPN transistor Q3 is connected with a second voltage through the resistor R7.
7. The communication circuit of claim 6,
when the enabling module (200) is in a high level, the NPN type triode Q3 is conducted, and both the DE and RE enabling ports of the chip IC receive the high level;
when the enabling module (200) is in a high level, the NPN type triode Q3 is not conducted, and both the DE and RE enabling ports of the chip IC receive a low level.
8. The communication circuit according to claim 1, wherein the sending module (100) comprises: an NPN transistor Q4, a PNP transistor Q5, and resistors R8, R9, R10, R11, and R12; a collector of the NPN transistor Q4 is connected to the resistor R12 and the fourth pin DT of the chip IC, the resistor R12 is connected to the third voltage, an emitter of the NPN transistor Q4 is connected to the resistor R9 and to ground, a collector of the PNP transistor Q5 is connected to the resistor R8 and the resistor R9, the resistor R8 is connected to a base set of the NPN transistor Q4, the base set of the PNP transistor Q5 is connected to the TXD pin of the CPU UART via the resistor R11, and an emitter of the PNP transistor Q5 is connected to the resistor R11 via the resistor R10.
9. The communication circuit of claim 8, comprising:
when the sending module (100) is at a high level, the PNP type triode Q5 is not conducted, then the NPN type triode Q4 is not conducted, and the sending port DT of the chip IC receives the high level;
when the sending module (100) is in a low level, the PNP type triode Q5 is conducted, then the NPN type triode Q4 is conducted, and the sending port DT of the chip IC directly receives the low level.
10. A control device comprising a communication circuit according to any one of claims 1 to 9.
11. An air conditioner characterized by comprising the control device according to claim 10.
CN202123135786.2U 2021-12-13 2021-12-13 Communication circuit, control device and air conditioner Active CN216697021U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202123135786.2U CN216697021U (en) 2021-12-13 2021-12-13 Communication circuit, control device and air conditioner

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202123135786.2U CN216697021U (en) 2021-12-13 2021-12-13 Communication circuit, control device and air conditioner

Publications (1)

Publication Number Publication Date
CN216697021U true CN216697021U (en) 2022-06-07

Family

ID=81839631

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202123135786.2U Active CN216697021U (en) 2021-12-13 2021-12-13 Communication circuit, control device and air conditioner

Country Status (1)

Country Link
CN (1) CN216697021U (en)

Similar Documents

Publication Publication Date Title
DE112013003248B4 (en) Controlling a physical connection of a first protocol using an extended functional structure of a second protocol
KR101725536B1 (en) Device, method and system for operation of a low power phy with a pcie protocol stack
CN109408419A (en) DSP hardware level of abstraction and dsp processor
CN111698366A (en) Mobile phone hardware extension mode based on USB interface
CN210955050U (en) USB multi-serial port converter
CN210490838U (en) Isolated communication circuit and system
CN216697021U (en) Communication circuit, control device and air conditioner
CN110365361B (en) Radio frequency interface controller, communication method, baseband chip and communication system
CN116263586A (en) Communication circuit, control device and air conditioner
CN112799979A (en) Double-output serial port device based on data encryption and communication method thereof
CN113411241A (en) RS485 communication circuit, communication system and air conditioning system
CN210112034U (en) CAN transceiver circuit and CAN communication system
CN115802454A (en) Self-heating adjusting method, device and system and mobile terminal
CN102723106A (en) Reset signal anti-jamming circuit
CN110879550A (en) Motor control system and CAN communication method
CN220962405U (en) Communication interface circuit and communication system
CN216599610U (en) Wireless communication module and system
CN214896589U (en) Serial port-to-USB conversion circuit
CN219831693U (en) 485 communication circuit of high-speed stability
CN219246071U (en) Serial port level conversion circuit
CN214795664U (en) Remote control dolly based on singlechip
CN218848603U (en) ARINC429 aviation bus implementation circuit
CN216748486U (en) Two-bus equipment capable of returning various information
CN215773149U (en) Communication device based on timer extension
CN214507061U (en) Communication circuit and kitchen appliance applying same

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant