CN216390806U - Output peak current balance adjusting circuit - Google Patents

Output peak current balance adjusting circuit Download PDF

Info

Publication number
CN216390806U
CN216390806U CN202122196325.XU CN202122196325U CN216390806U CN 216390806 U CN216390806 U CN 216390806U CN 202122196325 U CN202122196325 U CN 202122196325U CN 216390806 U CN216390806 U CN 216390806U
Authority
CN
China
Prior art keywords
resistor
circuit
control chip
pin
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202122196325.XU
Other languages
Chinese (zh)
Inventor
谷斌斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xiamen Xunheng Electronics Tech Co ltd
Original Assignee
Xiamen Xunheng Electronics Tech Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xiamen Xunheng Electronics Tech Co ltd filed Critical Xiamen Xunheng Electronics Tech Co ltd
Priority to CN202122196325.XU priority Critical patent/CN216390806U/en
Application granted granted Critical
Publication of CN216390806U publication Critical patent/CN216390806U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The utility model relates to an output peak current balance regulating circuit, which comprises a power supply primary module and a direct current stabilized power supply module, wherein the direct current stabilized power supply module comprises a transformer, a main control circuit and a secondary rectifying circuit; the main control circuit comprises a control chip and a balance circuit, wherein the control chip is provided with a CS pin for detecting secondary voltage and realizing overload protection, and the balance circuit is connected with the CS pin of the control chip on one hand and is connected with the output anode of the power supply primary module on the other hand. Through the balance circuit, when input voltage is big more, make control chip's CS foot voltage also big more, and when control chip's CS foot voltage is close to the setting value that triggers overload protection, the big more will trigger control chip more soon of input voltage and protect, through the resistance of adjusting balance circuit, can realize that under different input voltages, the peak current of output keeps unanimous basically.

Description

Output peak current balance adjusting circuit
Technical Field
The utility model relates to the technical field of switching power supplies, in particular to an output peak current balance adjusting circuit.
Background
In the application of the switching power supply, there is a problem that is difficult to solve: under different input conditions, the output peak current of the switching power supply is greatly different, which is generally represented by a product with a high input voltage and a large output peak current, such as 12V/2A, and assuming that the output peak current is 3.2A at the input of 100V, the output peak current is generally larger than 3.2A, and possibly 4.0A or even larger at the input of 240V.
Aiming at the problems, the feasible method is few if the peak currents output under different input voltages are required to be basically consistent, and the better method is to change the turn ratio of the transformer, but the performance of the whole switching power supply is possibly influenced after the transformer is changed, so that the method is troublesome.
SUMMERY OF THE UTILITY MODEL
In view of the above problems, an object of the present invention is to provide an output peak current balance adjustment circuit, which can achieve substantially uniform output peak current at different input voltages.
In order to achieve the purpose, the utility model discloses an output peak current balance adjusting circuit which comprises a power supply primary module and a direct current stabilized power supply module, wherein the direct current stabilized power supply module comprises a transformer, a main control circuit and a secondary rectifying circuit, the power supply primary module, the transformer and the secondary rectifying circuit are sequentially connected, and the main control circuit is connected with a primary winding of the transformer; the main control circuit comprises a control chip and a balance circuit, wherein the control chip is provided with a CS pin for detecting secondary voltage and realizing overload protection, and the balance circuit is connected with the CS pin of the control chip on one hand and is connected with the output anode of the power supply primary module on the other hand.
Preferably, the balancing circuit comprises a resistor string, the resistor string comprises at least one resistor, one end of the resistor string is connected with the CS pin of the control chip, and the other end of the resistor string is connected with the output anode of the power supply primary module.
Preferably, the resistor string comprises at least one resistor with a large resistance value and at least one resistor with a small resistance value which are connected in series.
Preferably, the resistor string includes two resistors with a large resistance value and one resistor with a small resistance value.
Preferably, the resistance value of the large-resistance resistor is 2-5.1M omega, and the resistance value of the small-resistance resistor is 0-10K omega.
Preferably, the resistor is a patch resistor.
Preferably, the dc regulated power supply module further includes an optical coupler feedback circuit, and the optical coupler feedback circuit is connected to the secondary rectification circuit on one hand and the main control circuit on the other hand; the emitter of an optical coupler PH1 in the optical coupler feedback circuit is grounded on one hand, and on the other hand, the emitter is connected with a CS pin of a control chip through a resistor R15.
Preferably, in the optical coupler feedback circuit, an anode of the optical coupler PH1 is connected with an output anode of the secondary rectification circuit through a resistor R19, and is connected with a cathode of the optical coupler PH1, one end of a capacitor C5 and a cathode of a voltage stabilizing source IC2 through a resistor R20; the other end of the capacitor C5 is connected with one end of a resistor RA1, one end of a resistor R21 and a reference electrode of a voltage-stabilizing source IC2, and the other end of the resistor RA1 and the anode of the voltage-stabilizing source IC2 are connected with the output negative electrode of the secondary rectifying circuit; the other end of the resistor R21 is connected with the output anode of the secondary rectifying circuit.
Preferably, in the master control circuit, pin 2 of the control chip IC1 is connected to one end of a capacitor C3 and a collector of the optocoupler PH1, and the other end of the capacitor C3 is grounded; the pin 3 of the control chip IC1 is grounded with the pin 1 of the control chip IC1 after passing through the resistor R9; a pin 5 of the control chip IC1 is connected with the anode of the electrolytic capacitor EC2, the cathode of the diode D2 and one end of the resistor RA2 after passing through the resistor R8, the cathode of the electrolytic capacitor EC2 is grounded, the anode of the diode D2 is connected with one end of the auxiliary winding of the transformer T1, and the other end of the resistor RA2 is connected with the output anode of the power primary module; a pin 6 of the control chip IC1 is connected with the cathode of the diode D3 and one end of the resistor R10, the anode of the diode D3 is connected with the other end of the resistor R10, one end of the resistor R6 and the gate of the MOS transistor Q1, and the other end of the resistor R6 and the source of the MOS transistor Q1 are connected with a pin CS of the control chip IC 1; the drain of the MOS transistor Q1 is connected to the output terminal of the primary winding of the transformer T1.
Preferably, the primary winding of the transformer is also connected in parallel with an RCD absorption circuit for absorbing leakage inductance.
The utility model has the following beneficial effects:
according to the utility model, the voltage of the CS pin of the control chip is larger when the input voltage is larger, and the control chip is triggered to be protected when the voltage of the CS pin of the control chip is close to a set value for triggering overload protection, the larger the input voltage is, and the output peak current can be basically kept consistent under different input voltages by adjusting the resistance value of the balancing circuit. Compared with the method for changing the turn ratio of the transformer, the method for adjusting the resistance value of the balancing circuit is undoubtedly simpler, and is smaller in workload and lower in cost.
Drawings
Fig. 1 is a schematic connection diagram of a balancing circuit.
FIG. 2 is a schematic diagram of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is described in further detail below with reference to the accompanying drawings and embodiments.
As shown in fig. 1 and 2, the present invention discloses an output peak current balance adjusting circuit, which comprises a power supply primary module and a dc stabilized power supply module, wherein the dc stabilized power supply module comprises a transformer T1, a main control circuit, a secondary rectifying circuit and an optocoupler feedback circuit, the power supply primary module, the transformer and the secondary rectifying circuit are connected in sequence, and the main control circuit is connected with a primary winding of the transformer. The main control circuit comprises a control chip IC1 and a balancing circuit, and a control chip IC1 is provided with a CS pin for detecting a secondary voltage and realizing overload protection. The optical coupling feedback circuit is connected with the secondary rectifying circuit on one hand and the main control circuit on the other hand; the emitter of an optical coupler PH1 in the optical coupler feedback circuit is grounded on one hand, and on the other hand, the emitter is connected with a CS pin of a control chip IC1 through a resistor R15. The balancing circuit comprises a resistor string, at least one resistor is arranged in the resistor string, one end of the resistor string is connected with a CS pin of the control chip IC1, and the other end of the resistor string is connected with an output anode of the power supply primary module. The control chip IC1 may be a common power management chip, such as KP201, OB2281AMP, etc.
Preferably, the resistor string comprises at least one resistor with a large resistance value and at least one resistor with a small resistance value which are connected in series, and the resistor with the small resistance value is used for trimming the current. In addition, the resistor is preferably a chip resistor, and the chip resistor has the advantages of small size, small temperature coefficient, high reliability, low assembly cost and the like. Specifically, the resistor string comprises two resistors with large resistance and one resistor with small resistance (the resistors R101/R102/R103 are respectively), the resistance of the resistor with large resistance is 2-5.1M omega, the resistance of the resistor with small resistance is 0-10K omega, the resistances of the resistor string formed by the three resistors are relatively better matched, and the replacement is more convenient and flexible.
L, N in the power supply primary module is connected with commercial power, enters an EMI filter circuit consisting of a capacitor CX1, a resistor R1/R2 and a filter LF1 after passing through a fuse F1 and a voltage dependent resistor VR, is filtered, is rectified into direct current through a rectifier bridge BR1 and is sent to a transformer, energy is coupled to the secondary side of the transformer under the control of a main control circuit, and finally the stable direct current is output after rectification and filtering through a secondary rectifier circuit (consisting of a diode D4/D5, a capacitor C4/C7, an electrolytic capacitor EC3/EC4 and a resistor R16). In order to absorb leakage inductance and prevent a spike voltage generated by the leakage inductance from causing avalanche breakdown of a MOS (metal oxide semiconductor) tube built in a control chip IC1, an RCD absorption circuit (composed of resistors R3/R3A/R4/R5, a capacitor C2 and a diode D1) is connected in parallel to a primary winding of a transformer T1.
In the optical coupler feedback circuit, the anode of an optical coupler PH1 is connected with the output anode of a secondary rectification circuit through a resistor R19 on one hand, and is connected with the cathode of the optical coupler PH1, one end of a capacitor C5 and the cathode of a voltage-stabilizing source IC2 through a resistor R20 on the other hand; the other end of the capacitor C5 is connected with one end of a resistor RA1, one end of a resistor R21 and a reference electrode of a voltage-stabilizing source IC2, and the other end of the resistor RA1 and the anode of the voltage-stabilizing source IC2 are connected with the output negative electrode of the secondary rectifying circuit; the other end of the resistor R21 is connected with the output anode of the secondary rectifying circuit.
In the master control circuit, a pin 2 of a control chip IC1 is connected with one end of a capacitor C3 and a collector of an optocoupler PH1, and the other end of the capacitor C3 is grounded; the pin 3 of the control chip IC1 is grounded with the pin 1 of the control chip IC1 after passing through the resistor R9; a pin 5 of the control chip IC1 is connected with the anode of the electrolytic capacitor EC2, the cathode of the diode D2 and one end of the resistor RA2 after passing through the resistor R8, the cathode of the electrolytic capacitor EC2 is grounded, the anode of the diode D2 is connected with one end of the auxiliary winding of the transformer T1, and the other end of the resistor RA2 is connected with the output anode of the power primary module; pin 6 of the control chip IC1 is connected to the cathode of the diode D3 and one end of the resistor R10, the anode of the diode D3 is connected to the other end of the resistor R10, one end of the resistor R6 and the gate of the MOS transistor Q1, and the other end of the resistor R6 and the source of the MOS transistor Q1 are connected to pin CS (pin 4) of the control chip IC 1; the drain of the MOS transistor Q1 is connected to the output terminal of the primary winding of the transformer T1.
Without a balancing circuit, the control chip IC1 has the control principle of detecting the voltage of the CS pin of the control pin to realize the output overload protection function, i.e. when the output power is gradually increased, the current flowing through the resistor R15 is gradually increased, the voltage V1 of the CS pin of the control chip IC1 is also gradually increased, and when V1 is increased to the set protection value (usually 0.5 or 0.7V) of the control chip IC1, the control chip IC1 triggers protection. When the output is no load, the current flowing through R15 is nearly zero, i.e., the voltage V1 of the CS pin of the control chip IC1 is nearly zero when the output is no load.
After the balance circuit is connected, three resistors R101/R102/R103 are connected in series with the output anode of the power primary module to the CS pin of the control chip IC1, when the power is switched on (the output is no load), the voltage of the output anode of the power primary module forms a loop through the resistor R101, the resistor R102, the resistor R103 and the resistor R15, and current flows through R15, namely the voltage V1 of the CS pin of the IC1 is not zero. Under the same condition, the larger the input voltage is, the larger the voltage flowing through R15 is, and the larger V1 is. At this time, when the input voltage is gradually increased, since the voltage of V1 is increased as the input voltage is increased when there is no load, the protection is triggered more quickly as the input voltage is increased when V1 approaches the set trigger value.
Since the output peak current of the general switching power supply is larger when the input voltage is larger, the application can quicken the protection when the input voltage is higher. By adjusting the resistance values of the resistors R101/R102/R103, the input peak current can be basically kept consistent under different input voltage conditions.
The above description is only for the preferred embodiment of the present invention, but the scope of the present invention is not limited thereto, and any changes or substitutions that can be easily conceived by those skilled in the art within the technical scope of the present invention are included in the scope of the present invention.

Claims (10)

1. An output peak current balance adjustment circuit, characterized in that: the direct-current stabilized power supply comprises a power supply primary module and a direct-current stabilized power supply module, wherein the direct-current stabilized power supply module comprises a transformer, a main control circuit and a secondary rectification circuit, the power supply primary module, the transformer and the secondary rectification circuit are sequentially connected, and the main control circuit is connected with a primary winding of the transformer; the main control circuit comprises a control chip and a balance circuit, wherein the control chip is provided with a CS pin for detecting secondary voltage and realizing overload protection, and the balance circuit is connected with the CS pin of the control chip on one hand and is connected with the output anode of the power supply primary module on the other hand.
2. The output peak current balance adjustment circuit according to claim 1, characterized in that: the balancing circuit comprises a resistor string, at least one resistor is arranged in the resistor string, one end of the resistor string is connected with a CS pin of the control chip, and the other end of the resistor string is connected with an output anode of the power supply primary module.
3. The output peak current balance adjustment circuit according to claim 2, characterized in that: the resistor string comprises at least one resistor with a large resistance value and at least one resistor with a small resistance value which are connected in series.
4. The output peak current balance adjustment circuit according to claim 3, characterized in that: the resistor string comprises two resistors with large resistance values and a resistor with a small resistance value.
5. The output peak current balance adjustment circuit according to claim 4, wherein: the resistance value of the large-resistance resistor is 2-5.1M omega, and the resistance value of the small-resistance resistor is 0-10K omega.
6. The output peak current balance adjustment circuit according to any one of claims 2 to 5, wherein: the resistor is a chip resistor.
7. The output peak current balance adjustment circuit according to claim 1, characterized in that: the direct current stabilized voltage supply module further comprises an optical coupler feedback circuit, and the optical coupler feedback circuit is connected with the secondary rectification circuit on one hand and the main control circuit on the other hand; the emitter of an optical coupler PH1 in the optical coupler feedback circuit is grounded on one hand, and on the other hand, the emitter is connected with a CS pin of a control chip through a resistor R15.
8. The output peak current balance adjustment circuit according to claim 7, characterized in that: in the optical coupler feedback circuit, an anode of an optical coupler PH1 is connected with an output anode of a secondary rectification circuit through a resistor R19 on one hand, and is connected with a cathode of the optical coupler PH1, one end of a capacitor C5 and a cathode of a voltage-stabilizing source IC2 through a resistor R20 on the other hand; the other end of the capacitor C5 is connected with one end of a resistor RA1, one end of a resistor R21 and a reference electrode of a voltage-stabilizing source IC2, and the other end of the resistor RA1 and the anode of the voltage-stabilizing source IC2 are connected with the output negative electrode of the secondary rectifying circuit; the other end of the resistor R21 is connected with the output anode of the secondary rectifying circuit.
9. The output peak current balance adjustment circuit according to claim 7, characterized in that: in the master control circuit, a pin 2 of a control chip IC1 is connected with one end of a capacitor C3 and a collector of an optocoupler PH1, and the other end of the capacitor C3 is grounded; the pin 3 of the control chip IC1 is grounded with the pin 1 of the control chip IC1 after passing through the resistor R9; a pin 5 of the control chip IC1 is connected with the anode of the electrolytic capacitor EC2, the cathode of the diode D2 and one end of the resistor RA2 after passing through the resistor R8, the cathode of the electrolytic capacitor EC2 is grounded, the anode of the diode D2 is connected with one end of the auxiliary winding of the transformer T1, and the other end of the resistor RA2 is connected with the output anode of the power primary module; a pin 6 of the control chip IC1 is connected with the cathode of the diode D3 and one end of the resistor R10, the anode of the diode D3 is connected with the other end of the resistor R10, one end of the resistor R6 and the gate of the MOS transistor Q1, and the other end of the resistor R6 and the source of the MOS transistor Q1 are connected with a pin CS of the control chip IC 1; the drain of the MOS transistor Q1 is connected to the output terminal of the primary winding of the transformer T1.
10. The output peak current balance adjustment circuit according to claim 1, characterized in that: and the primary winding of the transformer is also connected with an RCD absorption circuit for absorbing leakage inductance in parallel.
CN202122196325.XU 2021-09-10 2021-09-10 Output peak current balance adjusting circuit Active CN216390806U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202122196325.XU CN216390806U (en) 2021-09-10 2021-09-10 Output peak current balance adjusting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202122196325.XU CN216390806U (en) 2021-09-10 2021-09-10 Output peak current balance adjusting circuit

Publications (1)

Publication Number Publication Date
CN216390806U true CN216390806U (en) 2022-04-26

Family

ID=81242576

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202122196325.XU Active CN216390806U (en) 2021-09-10 2021-09-10 Output peak current balance adjusting circuit

Country Status (1)

Country Link
CN (1) CN216390806U (en)

Similar Documents

Publication Publication Date Title
KR100904299B1 (en) Power factor compensation circuit and driving metod thereof
TWI423575B (en) And a method and an apparatus for performing discharge on the safety capacitor of an AC-DC converter
CN109905042B (en) Power supply equipment and power supply circuit thereof
CN113224941B (en) Standby voltage control circuit and switching power supply
CN106921303B (en) Switching power supply transformer
CN113746065A (en) Undervoltage and overvoltage protection circuit and switching power supply
CN109347316A (en) A kind of switching power circuit module of auto sleep
CN216390806U (en) Output peak current balance adjusting circuit
CN201608638U (en) Fly-back power supply overpower compensation device inputted by wide voltage
CN209545442U (en) A kind of switching power circuit based on LD7538
CN110881232A (en) Flyback switching power supply circuit
CN110336466A (en) A kind of inverse-excitation type digital switch power circuit with primary feedback and peak power
CN208924105U (en) A kind of switching power circuit module of auto sleep
CN209593816U (en) Linear voltage-stabilizing circuit and regulated power supply system
CN218888123U (en) Switching power supply with output protection function
CN114374323A (en) Isolated power supply circuit and electronic equipment
KR102328416B1 (en) voltage absorption circuit
CN110972365A (en) Silicon controlled rectifier circuit based on high-efficiency off-line LED dimming
Lu et al. A 110nA quiescent current buck converter with zero-power supply monitor and near-constant output ripple
CN216390496U (en) Overvoltage feedback circuit and switching power supply overvoltage protection circuit applying same
CN217282713U (en) Switching power supply with protection function
CN220291658U (en) Passive input protection circuit
CN211508929U (en) Power supply control circuit
CN219513968U (en) Power supply circuit and power supply adapter
CN217445242U (en) Power adapter for reducing common-mode inductance

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address

Address after: 361000 Xiamen Torch High tech Zone (Xiang'an) Industrial Zone, Xianghai Second Road, Xiamen City, Fujian Province, China, Accelerator Phase III, Building 3

Patentee after: XIAMEN XUNHENG ELECTRONICS TECH Co.,Ltd.

Country or region after: China

Address before: Room 3047, Xuanye building, Chuangye Park, torch high tech Zone, Xiamen City, Fujian Province

Patentee before: XIAMEN XUNHENG ELECTRONICS TECH Co.,Ltd.

Country or region before: China