CN215730881U - 一种比特单元和数据解析单元 - Google Patents
一种比特单元和数据解析单元 Download PDFInfo
- Publication number
- CN215730881U CN215730881U CN202121311775.2U CN202121311775U CN215730881U CN 215730881 U CN215730881 U CN 215730881U CN 202121311775 U CN202121311775 U CN 202121311775U CN 215730881 U CN215730881 U CN 215730881U
- Authority
- CN
- China
- Prior art keywords
- mos tube
- bit
- mos
- data
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Semiconductor Memories (AREA)
Abstract
Description
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202121311775.2U CN215730881U (zh) | 2021-06-11 | 2021-06-11 | 一种比特单元和数据解析单元 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202121311775.2U CN215730881U (zh) | 2021-06-11 | 2021-06-11 | 一种比特单元和数据解析单元 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN215730881U true CN215730881U (zh) | 2022-02-01 |
Family
ID=80042186
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202121311775.2U Active CN215730881U (zh) | 2021-06-11 | 2021-06-11 | 一种比特单元和数据解析单元 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN215730881U (zh) |
-
2021
- 2021-06-11 CN CN202121311775.2U patent/CN215730881U/zh active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10079056B2 (en) | SRAM memory bit cell comprising n-TFET and p-TFET | |
JP2011514657A (ja) | ボディ制御ダブルチャネルトランジスタおよびこれを備える回路 | |
CN104157303A (zh) | 静态随机存储器单元的抗干扰电路和存储元件 | |
JP2006209947A (ja) | センスアンプおよびセンスアンプのセンス動作高速化方法 | |
CN215730881U (zh) | 一种比特单元和数据解析单元 | |
US5267192A (en) | Semiconductor memory device | |
CN215731719U (zh) | 一种比特单元和数据解析单元 | |
Gupta et al. | CMOS sensor nodes with sub-picowatt TFET memory | |
JPS5922359A (ja) | 集積化半導体記憶装置 | |
Mohammed et al. | Double-gate FDSOI based SRAM Bitcell circuit designs with different back-gate biasing configurations | |
IE53090B1 (en) | Semiconductor circuit for driving clock signal line | |
WO2008039624A2 (en) | Sense amplifier circuit for low voltage applications | |
CN218975146U (zh) | Sram单元以及sram | |
CN111564167B (zh) | 存储单元、晶体管的制备方法及存储单元的制备方法 | |
Abe et al. | Nonvolatile Flip-Flops Using FiCC for IoT Processors with Intermittent Operations | |
CN116486869A (zh) | 提升5t比特单元读出稳定性的方法、5t比特单元和存储器 | |
CN111613262B (zh) | 一种新型静态存储单元 | |
US7738275B2 (en) | Leakage current cut-off device for ternary content addressable memory | |
US10148254B2 (en) | Standby current reduction in digital circuitries | |
Afzali-Kusha et al. | Optimizing the operating voltage of tunnel FET-based SRAM arrays equipped with read/write assist circuitry | |
JPS611058A (ja) | 不揮発性ram | |
JP2003069417A (ja) | 半導体装置及びその駆動方法 | |
Kumar et al. | Design of 7T SRAM Cell Using FinFET Technology | |
Cho et al. | Single‐Electron Pass‐Transistor Logic with Multiple Tunnel Junctions and Its Hybrid Circuit with MOSFETs | |
US20050024091A1 (en) | Circuit and method for improving noise tolerance in multi-threaded memory circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20220905 Address after: 510535 building a, 136 Kaiyuan Avenue, Guangzhou Development Zone, Guangdong Province Patentee after: Guangdong Dawan District integrated circuit and System Application Research Institute Patentee after: Ruili flat core Microelectronics (Guangzhou) Co.,Ltd. Address before: 510535 building a, 136 Kaiyuan Avenue, Guangzhou Development Zone, Guangdong Province Patentee before: Guangdong Dawan District integrated circuit and System Application Research Institute Patentee before: AoXin integrated circuit technology (Guangdong) Co.,Ltd. |