CN214588815U - Integrated circuit structure - Google Patents
Integrated circuit structure Download PDFInfo
- Publication number
- CN214588815U CN214588815U CN202120529103.2U CN202120529103U CN214588815U CN 214588815 U CN214588815 U CN 214588815U CN 202120529103 U CN202120529103 U CN 202120529103U CN 214588815 U CN214588815 U CN 214588815U
- Authority
- CN
- China
- Prior art keywords
- integrated circuit
- memory
- processor
- circuit structure
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The application discloses an integrated circuit structure, integrated circuit structure includes semiconductor substrate, at least one wiring layer, at least one memory, a plurality of electric connecting pieces and at least one treater the wiring layer is formed in at least one side of semiconductor substrate, every the memory with the treater is installed with some overlap in the same one side of semiconductor substrate, just electric connecting piece is set up the memory with the clearance that the treater overlaps each other, and switches on the memory with the treater, wherein the memory with the treater respectively with the wiring layer switches on.
Description
Technical Field
The utility model relates to a semiconductor field especially relates to an integrated circuit structure.
Background
At present, with the continuous development of science and technology, the High Performance Computing (HPC) and Artificial Intelligence (AI) technologies are rapidly developed, and the performance requirements of integrated circuit chips are higher and higher. Particularly, as 5G technology is continuously integrated with various industries, some fields require integrated circuit chips with high data transmission rate, high throughput, low latency, and large bandwidth capabilities.
For many years, the technological development and market adoption of integrated circuit chip manufacturers have followed moore's law, i.e., the number of integrated circuits on an integrated circuit chip doubles every 18 months, and the price drops by half. However, as the number of integrated circuits increases, the size of the chip becomes less and less demanding, and as the number of integrated transistors on the silicon increases, the line density increases, the complexity and error rate increases exponentially, thus making full and thorough chip testing nearly impossible.
Once the width of the line on the chip reaches the magnitude of nanometer (10^ -9 meters), the size is equivalent to the size of only a few molecules, and the physical and chemical properties of the material are substantially changed under the condition, but the semiconductor device adopting the existing process cannot normally work, and the Moore's law is about to go to the end.
Two major challenges now facing the chip industry are how to achieve minimum integration complexity. The second is how to achieve cost optimization. Because of the structural limitations of the ic chip itself, manufacturers are looking to advance the technology of higher frequency and smaller size to advance the technology of packaging. Currently, the mainstream advanced packaging technology comprises 7 important technologies such as Flip-Chip, WLCSP, Fan-Out, Embedded IC, 3D WLCSP, 3D IC, 2.5D interposer and the like.
Regardless of the packaging technology, it is necessary to solve the problem of placing the memory closest to the integrated circuit chip (e.g., processor) to reduce latency and power consumption through shorter connections.
One current technique is to place the memory and processor side-by-side on a substrate, connected by wires within the substrate. However, this technique requires a predetermined distance between the processor and the memory in the lateral direction. This, on the one hand, does not minimize the distance between the memory and the processor, and, on the other hand, increases the lateral size of the integrated circuit chip. The size of the chip in the lateral direction increases, so that the cost of the chip increases. Another technique is to deploy multiple memory and processor dies (die) on one or more layers of silicon substrate with TSV vertical interconnect vias and high density metal routing (Si interposer) and then package them. However, this technique requires a via hole to be opened and a metal conductive layer to be implanted into the via hole. Therefore, this technique is complicated and is not conducive to improving the yield and efficiency of integrated circuit chip production. Also, the silicon substrate is always spaced between the memory and processor die, and therefore, the spacing between the memory and the processor cannot be minimized.
SUMMERY OF THE UTILITY MODEL
Another advantage of the present invention is to provide an integrated circuit structure, wherein the integrated circuit structure can not only be made smaller in size, but also can make the space between the processor and the memory smaller, thereby satisfying the requirement for the integrated circuit structure.
Another advantage of the present invention is to provide an integrated circuit structure, wherein the manufacturing process of the integrated circuit structure is simple, thereby improving the manufacturing efficiency of the integrated circuit structure.
Another advantage of the present invention is to provide an integrated circuit structure, wherein the size of the integrated circuit structure in the lateral direction can be smaller, thereby reducing the manufacturing cost of the chip manufacturer.
Another advantage of the present invention is to provide an integrated circuit structure, wherein the integrated circuit structure has a relatively low latency ratio due to a relatively reduced space between the memory and the processor.
Another advantage of the present invention is to provide an integrated circuit structure, wherein after the distance between the memory and the processor is reduced in the integrated circuit structure, the length of the conductor required to be set up by the memory and the processor is effectively reduced, and the energy consumption of the integrated circuit structure is effectively reduced.
It is another advantage of the present invention to provide an integrated circuit structure, wherein an error rate of the integrated circuit structure is reduced accordingly due to a reduced spacing between a memory and a processor in the integrated circuit structure.
Another advantage of the present invention is to provide an integrated circuit structure, wherein the integrated circuit structure generates less heat because the distance between the memory and the processor is reduced.
In order to achieve the utility model discloses above at least one advantage, the utility model provides an integrated circuit structure, integrated circuit structure includes:
a semiconductor substrate;
the wiring layer is formed on at least one side of the semiconductor substrate;
at least one memory;
a plurality of electrical connections;
and at least one processor, wherein each of the memory and the processor is partially overlapped and installed on the same side of the semiconductor substrate, the electric connection piece is arranged in a gap where the memory and the processor are overlapped, and the memory and the processor are conducted, and the memory and the processor are respectively conducted with the wiring layer.
According to an embodiment of the present invention, the memory is attached to the wiring layer, wherein the processor is placed upside down on the semiconductor substrate, and the processor and the wiring layer are conducted through the electrical connection member.
According to an embodiment of the invention, the memory and the sum of the heights of the electrical connection in the thickness direction of the semiconductor substrate are adapted to the electrical connection provided on the processor facing towards one side of the semiconductor substrate and between the semiconductor substrates.
According to the utility model discloses an embodiment, integrated circuit structure still includes a plurality of electrically conductive convex hulls, wherein electrically conductive convex hull is connected in the metal conducting layer, just electrically conductive convex hull protrusion the wiring layer.
According to the utility model discloses an embodiment, the memory with also set up correspondingly on the treater electrically conductive convex closure, with the memory with after the treater is folded, through the welding electrically conductive convex closure, and then form electrically conductive.
According to an embodiment of the present invention, the electric connection member is provided at an interval therebetween.
According to an embodiment of the present invention, the integrated circuit structure includes two layers of wiring layers, two layers of wiring layers are symmetrically formed in both sides of the semiconductor substrate.
According to an embodiment of the present invention, the integrated circuit structure includes a plurality of electrical conductors, a plurality of through holes are formed between the top side and the bottom side of the semiconductor substrate, and each of the electrical conductors passes through the through hole and then is electrically connected to the wiring layer on the top side and the wiring layer on the bottom side of the semiconductor substrate, respectively, to form a specific circuit structure.
According to an embodiment of the present invention, the integrated circuit structure further includes a power board, wherein the power board is connected to the memory through the electrical connector.
According to the utility model discloses an embodiment, set up an at least bypass electric capacity on the power strip.
Drawings
Fig. 1 shows a perspective view of an integrated circuit structure according to the present invention.
Fig. 2 shows a partial cross-sectional view of a semiconductor substrate and wiring layer of an integrated circuit structure according to the present invention.
Fig. 3 shows a partial cross-sectional view of an integrated circuit structure according to the present invention.
Fig. 4 shows a cross-sectional view of the wiring layer of the present invention.
Fig. 5 is a schematic diagram illustrating a stage in the fabrication process of the integrated circuit structure according to the present invention.
Fig. 6 is a schematic diagram illustrating a second stage of the fabrication process of the integrated circuit structure according to the present invention.
Fig. 7 is a schematic diagram illustrating a third stage of the process flow of the integrated circuit structure of the present invention.
Fig. 8 shows a flow chart for manufacturing an integrated circuit structure according to the present invention.
Detailed Description
The following description is presented to disclose the invention so as to enable any person skilled in the art to practice the invention. The preferred embodiments in the following description are given by way of example only, and other obvious variations will occur to those skilled in the art. The basic principles of the invention, as defined in the following description, may be applied to other embodiments, variations, modifications, equivalents and other technical solutions without departing from the spirit and scope of the invention.
It will be understood by those skilled in the art that in the present disclosure, the terms "longitudinal," "lateral," "upper," "lower," "front," "rear," "left," "right," "vertical," "horizontal," "top," "bottom," "inner," "outer," and the like are used in a generic and descriptive sense only and not for purposes of limitation, as the terms are used in the description to indicate that the referenced device or element must have the specified orientation, be constructed and operated in the specified orientation, and not for the purpose of limitation.
It is understood that the terms "a" and "an" should be interpreted as meaning that a number of one element or element is one in one embodiment, while a number of other elements is one in another embodiment, and the terms "a" and "an" should not be interpreted as limiting the number.
Referring to fig. 1 to 4, an integrated circuit structure according to a preferred embodiment of the present invention will be described in detail below, wherein the integrated circuit structure can be used in a variety of electronic or electrical devices, such as mobile phones, computers, and other devices.
Specifically, the integrated circuit structure includes at least one semiconductor substrate 10, at least one wiring layer 20, at least one memory 30, and at least one processor 40. The wiring layer 20 is formed on one side of the semiconductor substrate 10. Each of the memory 30 and the processor 40 is partially overlapped and mounted on the same side of the semiconductor substrate 10, and the memory 30 and the processor 40 are conducted to each other, and further, the processor 40 is set to be conducted to the wiring layer 20 in which the rear surface of the memory 30 is placed upside down on the semiconductor substrate 10.
It will be understood by those skilled in the art that the memory 30 may be implemented as any one or a combination of two or more selected from HBM, DRAM, SRAM, or solid state storage such as flash memory devices, and the invention is not limited in this respect. The processor 40 can be implemented as a CPU or a MPU, which is not limited in this respect.
It is worth mentioning that, since the memory 30 and the processor 40 are partially overlapped and mounted on the same side of the semiconductor substrate 10, and the memory 30 and the processor 40 are conducted with each other, the lateral size of the semiconductor substrate 10 required by the integrated circuit structure can be reduced, thereby reducing the cost of the integrated circuit structure as a whole.
It is more worth mentioning that the electrical connection 300 is arranged at the overlapping part of the memory 30 and the processor 40. While said electrical connection 300 is provided between said memory device 30 or said processor 40, which is inverted with respect to said semiconductor substrate 10, and the top of said semiconductor substrate 10 facing said processor 40.
In one embodiment, the processor 40 is inverted on the semiconductor substrate 10 and is conducted to the routing layer 20 by the electrical connection 300. It is worth mentioning that the electrical connection 300 is implemented as at least one conductive bump, and the heights of the conductive bumps arranged between the processor 40 and the semiconductor substrate 10 are consistent, so that the processor 40 can be supported by the electrical connection 300 when being inverted on the semiconductor substrate 10.
Furthermore, when the integrated circuit structure includes a plurality of the electrical connections 300, the plurality of the electrical connections 300 are arranged at intervals, in such a way that a gap of a predetermined size will be able to be formed between the processor 40 and the semiconductor substrate 10. Therefore, when the integrated circuit structure is mounted in an electronic device or an electrical device, and the processor 40 generates a large amount of heat during a long time or a high load operation in the integrated circuit structure, the heat can be dissipated through a gap between the processor 40 and the semiconductor substrate 10, that is, the integrated circuit structure of the present invention has a good heat dissipation effect.
In addition, the processor 40 and the memory 30 are partially overlapped, and the processor 40 and the memory 30 are electrically connected with each other through the electrical connector 300 arranged between the overlapped parts of the processor 40 and the memory 30, so that the distance between the processor 40 and the memory 30 can be controlled by controlling the necessary length of the electrical connector 300. Due to this arrangement, the distance between the processor 40 and the memory 30 can be controlled to be smaller than the distance between the processor 40 and the memory 30 in the prior art.
It is worth mentioning that, in the process of electrically connecting the electrical connector 300 to the processor 40 and the memory 30, only the electrical connector 300 needs to be fixed to the memory 30 and the processor 40, respectively, without using a complicated wiring process and TSV process, so that the integrated circuit structure can be manufactured more simply.
Preferably, in this embodiment, one side of the memory 30 is attached to the wiring layer 20. It is understood that the wiring layer 20 includes a metal conductive layer 21, a contact layer 22 electrically connected to the metal conductive layer 21, and an insulating layer 23 formed of the semiconductor substrate 10. After being attached to the wiring layer 20, the memory 30 is in contact with the contact layer 22 in the wiring layer 20. The contact layer 22 is implemented as a material having a high thermal conductivity of a metal, such as copper, so that the memory 30 can dissipate heat through the contact layer 22 after being attached to the contact layer 22. It is understood that the wiring layer 20 can be further formed by a semiconductor process such as etching, developing, plating, etc. on the semiconductor substrate 10.
When the memory 30 is mounted on the semiconductor substrate 10, the memory 30 is electrically connected to the contact layer 22, and thus electrically conducted to the metal conductive layer 21. Preferably, the electrical connection 300 electrically connecting the memory 30 and the processor 40 is fixed to the memory 30. When the memory 30 and the processor 40 are partially overlapped, the top of the electrical connection 300 between the memory 30 and the processor 40 is thermally-compression-bonded (thermally-bonding) to the contact on the processor 40, so that the memory 30 and the processor 40 are fixed to each other and are in conduction with each other. More preferably, the electrical connections 300 are formed by thermal-compression bonding (thermocompression bonding) of respective conductive bumps disposed on the processor 40 and the memory 30.
It is worth mentioning that the metal conductive layer 21 forms a specific circuit structure according to a predetermined design.
In a variant embodiment, the memory device 30 and the processor 40 and the electrical connection 300 may also be arranged on the processor 40 on a side facing the semiconductor substrate 10, and the bottom end of the electrical connection 300 is thermo-compression-bonded (thermally-bonding) to contacts on the memory device 30 when the memory device 30 and the processor 40 are partially overlapped.
It is worth mentioning that the sum of the heights of the memory 30 and the electrical connection 300 in the thickness direction of the semiconductor substrate 10 is adapted to the electrical connection 300 provided between the side of the processor 40 facing the semiconductor substrate 10 and the semiconductor substrate 10, so that after the processor 40 is inverted, the electrical connection 300 can be brought into contact with the contact layer 22 on the wiring layer 20, so as to be subsequently brought into conduction with the wiring layer 20 by thermal-compression-bonding. More importantly, the levelness of the processor 40 can be effectively ensured by the limitation of height, and thus the conductive members 100 arranged side by side between the processor 40 and the memory 30 and the electrical connection members 300 between the processor 40 and the semiconductor substrate 10 can be contacted with corresponding contacts.
From the above description, it will be appreciated by those skilled in the art that the spacing between the memory 30 and the processor 40 is small compared to prior art connections, and thus has the ability to transmit signals with low delay when the integrated circuit structure is powered on.
It will be appreciated by those skilled in the art that since the electrical connection between the memory device 30 and the processor 40 is through the electrical connection 300 in the thickness direction of the semiconductor substrate 10 and there is a partial overlap between the memory device 30 and the processor 40, the lateral dimensions of the semiconductor substrate 10 can be reduced, which in turn allows the overall lateral dimensions of the integrated circuit structure to be reduced. At the same time, the spacing between the memory 40 and the processor 40 is smaller compared to the spacing between the memory and the processor in the prior art, resulting in an overall increase in latency resistance and less power consumption of the overall integrated circuit structure. More importantly, compared with the TSV technology in the prior art, the process for forming the integrated circuit structure is simpler and more efficient, and the yield of the integrated circuit structure can be effectively improved.
Preferably, the integrated circuit structure includes two of the wiring layers 20. Two layers of the wiring layers 20 are respectively provided on the top side of the semiconductor substrate 10 and the bottom side of the semiconductor substrate 10.
Preferably, the integrated circuit structure includes a plurality of electrical conductors 50, with a plurality of vias 101 formed between the top and bottom sides of the semiconductor substrate 10. After passing through the through hole, each conductive member 50 is electrically connected to the metal conductive layer 21 in the wiring layer 20 on the top side of the semiconductor substrate 10 and the metal conductive layer 21 in the wiring layer 20 on the bottom side of the semiconductor substrate 10 at both ends, respectively, to form a specific circuit structure. In this manner, the processor 40 can be electrically connected to other semiconductor devices on the backside. In addition, after the memory 40 is mounted on the semiconductor substrate 10, the back surface of the memory 40 contacts the contact layer 22 of the wiring layer 20, so that the memory 40 generated during operation can be conducted away from the memory 40 through the contact layer 22 and the conductive member 50, thereby achieving a better heat dissipation effect. That is, the conductive member 50 not only can serve to electrically connect the processor 40 to other semiconductor devices on the back surface, but also can make the memory 40 dissipate heat better.
Further, the integrated circuit structure further includes a plurality of conductive bumps 60, wherein the conductive bumps 60 are electrically connected to the metal conductive layer 21, and the conductive bumps 60 protrude from the wiring layer 20, so as to be electrically connected to other devices by means of thermal-compression-bonding (thermo-compression-bonding) later. It should be noted that the conductive convex hulls 60 are correspondingly disposed on the memory 30 and the processor 40, so that the conductive convex hulls 60 are formed by thermal-compression-bonding (thermo-compression-bonding) after the memory 30 and the processor 40 are overlapped, thereby forming the conductive elements 300.
It is understood that the device electrically connected to the processor 40 may extend to the back side of the semiconductor substrate 10 on which the processor 40 is mounted, by means of the conductive member 50 and the conductive convex hull 60.
More importantly, the integrated circuit structure can be electrically connected with other devices in the thickness direction of the semiconductor substrate 10 by means of thermal-compression bonding (thermal-bonding) through the conductive convex hull 60, so that the lateral dimension of the semiconductor substrate 10 can be further reduced.
Further, the integrated circuit structure further includes a power board 70, wherein the power board 70 is conducted to the memory 30 by the electrical connection 300. Preferably, at least one bypass capacitor 80 is disposed on the power board 70.
Referring to fig. 5-8, according to another aspect of the present invention, the present invention further provides a method for forming an integrated circuit structure, wherein the method for forming an integrated circuit structure comprises the following steps:
s1, inverting at least one memory device 800 having a conductive bump 801 on the top surface thereof, and placing a processor device 900 having a conductive bump 901 on the surface thereof, and partially overlapping the memory device 800 and the processor device 900, wherein a portion of the conductive bump 801 on the memory device 800 and a portion of the conductive bump 901 on the processor device 900 are in contact with each other and are in conduction;
s2, thermo-compression-bonding (thermo-compression-bonding) the conductive bump 901 and the conductive bump 801 in contact with each other;
s3, inversely fixing the processor device 900 with the memory device 800 on a semiconductor medium 700, so that the conductive bumps 701 on the semiconductor medium 700 with the top surface provided with the conductive bumps 701 and the conductive bumps 901 on the processor device 900 which are not covered by the memory device 800; and
s4, thermo-compression-bonding (thermo-compression-bonding) the conductive bumps 901 and the conductive lands 701 in contact with each other, so that the memory device 800, the processor device 900 and the semiconductor medium 700 form the memory 30, the processor 40 and the semiconductor substrate 10, respectively, in the integrated circuit structure described above.
It is worth mentioning that the semiconductor medium 700 is arranged with the wiring layer 20 in advance. It is worth mentioning that after the above-mentioned thermal-compression bonding (thermo-compression bonding) of the conductive bumps 901 and the conductive bumps 801 between the processor 40 and the memory 30, the electrical connection 300 between the processor 40 and the memory 30 will be formed. The electrical connection 300 between the processor 40 and the semiconductor medium 10 in the integrated circuit structure will be formed after thermo-compression bonding (bonding) of the conductive bumps 901 in contact with the conductive bumps 701 to the conductive bumps 701 as described above.
The method for forming the integrated circuit structure further comprises the following steps:
s5, providing a bearing plate 500 with a groove 501;
s6, placing the processor device 900 in the groove 501 with the conductive protrusion 901 facing upwards to prevent the processor device 900 from shaking during the manufacturing process;
s7, after the step S3 is completed, the bearing plate is moved out.
It will be understood by those skilled in the art that the embodiments of the present invention as described above and shown in the drawings are given by way of example only and are not limiting of the present invention. The advantages of the present invention are already complete and effectively realized. The functional and structural principles of the present invention have been shown and described in the embodiments without departing from the principles, embodiments of the present invention may have any deformation or modification.
Claims (10)
1. An integrated circuit structure, comprising:
a semiconductor substrate;
the wiring layer is formed on at least one side of the semiconductor substrate;
at least one memory;
a plurality of electrical connections;
and at least one processor, wherein each of the memory and the processor is partially overlapped and installed on the same side of the semiconductor substrate, the electric connection piece is arranged in a gap where the memory and the processor are overlapped, and the memory and the processor are conducted, and the memory and the processor are respectively conducted with the wiring layer.
2. The integrated circuit structure of claim 1, wherein the backside of the memory is attached to the wiring layer, wherein the processor is flipped over the semiconductor substrate, and wherein the processor and the wiring layer are electrically connected by the electrical connection.
3. The integrated circuit structure of claim 2, wherein a sum of heights of the memory and the electrical connection in a thickness direction of the semiconductor substrate is adapted to the electrical connection provided between a side of the processor facing the semiconductor substrate and the semiconductor substrate.
4. The integrated circuit structure of claim 3, further comprising a plurality of conductive bumps, wherein the conductive bumps are electrically connected to the metal conductive layer of the routing layer and the conductive bumps protrude from the routing layer.
5. The integrated circuit structure of claim 4, wherein the conductive convex hulls are correspondingly disposed on the memory and the processor, so as to be electrically connected to the conductive convex hulls by means of thermocompression bonding after the memory and the processor are overlapped, thereby forming conductive elements.
6. The integrated circuit structure of claim 1 or 2, wherein a plurality of the electrical connections are spaced apart.
7. The integrated circuit structure of claim 5, wherein the integrated circuit structure comprises two wiring layers, the two wiring layers being symmetrically formed on both sides of the semiconductor substrate.
8. The integrated circuit structure of claim 7, wherein the integrated circuit structure comprises a plurality of electrical conductors, wherein a plurality of through holes are formed between the top side and the bottom side of the semiconductor substrate, and wherein each electrical conductor passes through the through hole and is electrically connected to the wiring layer on the top side of the semiconductor substrate and the wiring layer on the bottom side of the semiconductor substrate.
9. The integrated circuit structure of claim 1, further comprising a power board, wherein the power board is electrically connected to the memory by the electrical connection.
10. The integrated circuit structure of claim 9, wherein at least one bypass capacitor is disposed on the power board.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202120529103.2U CN214588815U (en) | 2021-03-15 | 2021-03-15 | Integrated circuit structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202120529103.2U CN214588815U (en) | 2021-03-15 | 2021-03-15 | Integrated circuit structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN214588815U true CN214588815U (en) | 2021-11-02 |
Family
ID=78354045
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202120529103.2U Active CN214588815U (en) | 2021-03-15 | 2021-03-15 | Integrated circuit structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN214588815U (en) |
-
2021
- 2021-03-15 CN CN202120529103.2U patent/CN214588815U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9754921B2 (en) | Stacked semiconductor apparatus, system and method of fabrication | |
| CN103620774B (en) | The encapsulation of flip-chip, front and back line Bonded Phase combination | |
| US20120199981A1 (en) | Semiconductor device and method of fabricating the semiconductor device | |
| US20150022985A1 (en) | Device-embedded package substrate and semiconductor package including the same | |
| CN104253115A (en) | Underfill material flow control for reduced die-to-die spacing in semiconductor packages | |
| US7771206B2 (en) | Horizontal dual in-line memory modules | |
| TWI292676B (en) | Method of providing multiple voltages, method for forming thin film capacitor, semiconductor apparatus, communication system and computer system | |
| US10573614B2 (en) | Process for fabricating a circuit substrate | |
| TW201209988A (en) | Semiconductor integrated circuit | |
| TW201325327A (en) | Method and apparatus for connecting inlaid chip into printed circuit board | |
| CN114400219A (en) | Semiconductor device, method of manufacturing the same, package device, and electronic apparatus | |
| CN214588815U (en) | Integrated circuit structure | |
| CN111863780A (en) | Packaging structure and electronic equipment | |
| US7112468B2 (en) | Stacked multi-component integrated circuit microprocessor | |
| CN113066732B (en) | Method for forming integrated circuit structure | |
| US10497655B2 (en) | Methods, circuits and systems for a package structure having wireless lateral connections | |
| CN113947046A (en) | Design method, design device and computer storage medium for integrated circuit | |
| CN113066769A (en) | Integrated circuit structure | |
| TWI475651B (en) | Semiconductor device and associated method | |
| JP4039121B2 (en) | Memory module | |
| CN215578546U (en) | Flexible interconnection elastic sheet for 2.5-dimensional packaging and integrated circuit packaging structure | |
| US11171121B2 (en) | Semiconductor devices with redistribution structures configured for switchable routing | |
| CN215220719U (en) | Double-sided packaging structure | |
| KR20110065693A (en) | Stack package | |
| CN101521184B (en) | Semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |