CN214205517U - Intermediate frequency-based multichannel digital TR assembly - Google Patents
Intermediate frequency-based multichannel digital TR assembly Download PDFInfo
- Publication number
- CN214205517U CN214205517U CN202022951905.0U CN202022951905U CN214205517U CN 214205517 U CN214205517 U CN 214205517U CN 202022951905 U CN202022951905 U CN 202022951905U CN 214205517 U CN214205517 U CN 214205517U
- Authority
- CN
- China
- Prior art keywords
- unit
- signals
- signal
- digital
- processing unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The utility model discloses a multichannel digit TR subassembly based on intermediate frequency, include: the device comprises a multi-channel TR unit, a frequency source module, a calibration unit, an optical fiber module, a DAC chip, an ADC chip and a digital processing unit; wherein: the multi-channel TR unit works in a time-sharing mode by adopting receiving and transmitting, and the receiving is superheterodyne receiving and transmitting to realize filtering amplification output of radio-frequency signals; the frequency source module outputs a local oscillation signal to the TR unit and outputs a calibration signal to the calibration unit; the calibration unit is a simplified TR unit; the digital processing unit comprises a transmitting mode and a receiving mode, wherein in the transmitting mode, a signal modulated by a baseband signal is converted and output to the TR unit through the dual-channel DAC chip, and in the receiving mode, an analog intermediate frequency signal is converted into a digital signal through the dual-channel ADC chip to be demodulated and sampled; and the optical fiber module receives and outputs the signal sent by the digital processing unit, or sends a control signal to the digital processing unit.
Description
Technical Field
The utility model relates to an electronic communication field, it is specific relates to a multichannel digit TR subassembly based on intermediate frequency.
Background
Phased array antennas have become more and more widely used in the fields of communications, radar, and space sensing. The core component TR of the phased array antenna is also continuously updated and gradually tends to be miniaturized and integrated.
The traditional TR component mainly has the following restriction factors in several aspects, no frequency conversion, no signal generation, no frequency source and single system design. However, the digital TR component can well solve the problems, and meanwhile, the size of the TR component can be greatly reduced, and the integration of the system is realized.
SUMMERY OF THE UTILITY MODEL
An object of the utility model is to the above-mentioned problem, provide a multichannel digit TR subassembly based on intermediate frequency.
An intermediate frequency based multi-channel digital TR assembly comprising: the device comprises a multi-channel TR unit, a frequency source module, a calibration unit, an optical fiber module, a DAC chip, an ADC chip and a digital processing unit; wherein:
the multi-channel TR unit comprises a transmitting mode and a receiving mode, and receives signals generated by the digital processing unit in the transmitting mode, outputs the signals to the radio frequency interface after processing, and is connected with an external antenna for radiation; in the receiving mode, receiving and processing signals received by the antenna, and outputting the processed signals to the digital processing unit;
the frequency source module outputs a local oscillation signal to the TR unit and simultaneously outputs a calibration signal to the calibration unit;
the calibration unit receives and processes the signals in the transmitting mode of the TR unit and then outputs the signals to the digital processing unit, and receives and processes the signals in the receiving mode of the TR unit to realize the calibration of the transmitting and receiving amplitude and phase of the TR unit;
the digital processing unit comprises a transmitting mode and a receiving mode, wherein in the transmitting mode, a signal modulated by a baseband signal is converted and output to the TR unit through the dual-channel DAC chip, and in the receiving mode, an analog intermediate frequency signal is converted into a digital signal through the dual-channel ADC chip to be demodulated and sampled;
the DAC chip converts the digital signals output by the digital processing unit into analog signals and inputs the analog signals into the TR unit, and the ADC chip converts the analog signals input by the TR unit into digital signals and inputs the digital signals into the digital processing unit;
and the optical fiber module receives and outputs the signal sent by the digital processing unit, or sends a control signal to the digital processing unit.
Preferably, the power supply unit further comprises a DC-DC unit and an LDO chip, and the input voltage is converted by the DC-DC unit and then subjected to secondary voltage stabilization treatment by the LDO chip to respectively supply power to the units.
Preferably, the multiple TR units include a transmitting mode and a receiving mode, and in the transmitting mode, the digital processing unit generates 10 independent intermediate frequency signals, inputs the 10 independent TR units, filters out a mirror screen signal through a filter, up-converts the mirror screen signal and a local oscillator signal input by a frequency source into a radio frequency signal, outputs the radio frequency signal to a radio frequency interface after multistage amplification and filtering, and is connected with an external antenna for radiation; in a receiving mode, an antenna sends a received radio frequency signal to a TR unit, the signal is filtered and amplified through an amplitude limiter and a multi-stage low-noise amplifier, a local oscillation signal is down-converted to an intermediate frequency, and the intermediate frequency is filtered and then output to a digital processing unit.
Preferably, the calibration unit receives the radio frequency signal in the space in the TR transmission mode, enters the receiving mode for filtering, down-converts the radio frequency signal to an intermediate frequency, amplifies the radio frequency signal, and outputs the amplified radio frequency signal to the digital processing unit; and in a TR receiving mode, the antenna enters a transmitting mode, performs intermediate frequency up-conversion to radio frequency, amplifies and filters the radio frequency, outputs the radio frequency to the antenna and radiates the radio frequency to finish the calibration of transmitting and receiving amplitude and phase of each TR unit.
Preferably, when the digital processing unit is in a transmitting mode, the FPGA up-converts the digital modulated baseband signal into an intermediate frequency signal, and the intermediate frequency signal is converted by 5 pieces of double-unit DAC chips to output 10 paths of independent analog intermediate frequency signals and then input into the TR unit; in a receiving mode, the analog intermediate frequency signals are converted into digital signals through 5 pieces of double-unit ADC chips to be demodulated and sampled.
The utility model has the advantages that: the utility model discloses an intermediate frequency scheme has avoided local oscillator leakage interference and direct current signal interference that zero intermediate frequency scheme brought. According to the scheme, the intermediate frequency is generated by a mirror screen signal through clock sampling, but the mirror screen signal can be filtered through filter suppression, interference is reduced, and the sampling stability of a product is improved. And 10-path parallel data output has a time sequence technical problem, and is solved by matching a software program with time sequence constraint, hardware routing and the like.
Drawings
Fig. 1 is a schematic diagram of the system of the present invention.
Fig. 2 is a schematic diagram of the 10-way TR unit of the present invention.
Fig. 3 is a schematic diagram of the frequency source unit according to the present invention.
Fig. 4 is a schematic diagram of the calibration unit according to the present invention.
Fig. 5 is a schematic diagram of the digital processing unit according to the present invention.
Fig. 6 is a schematic diagram of the power supply unit of the present invention.
Detailed Description
As shown in fig. 1, an intermediate frequency based multi-channel digital TR module includes: the device comprises a multi-channel TR unit, a frequency source module, a calibration unit, an optical fiber module, a DAC chip, an ADC chip and a digital processing unit; wherein:
the multi-channel TR unit comprises a transmitting mode and a receiving mode, and receives signals generated by the digital processing unit in the transmitting mode, outputs the signals to the radio frequency interface after processing, and is connected with an external antenna for radiation; in the receiving mode, receiving and processing signals received by the antenna, and outputting the processed signals to the digital processing unit;
the frequency source module outputs a local oscillation signal to the TR unit and simultaneously outputs a calibration signal to the calibration unit;
the calibration unit receives and processes the signals in the transmitting mode of the TR unit and then outputs the signals to the digital processing unit, and receives and processes the signals in the receiving mode of the TR unit to realize the calibration of the transmitting and receiving amplitude and phase of the TR unit;
the digital processing unit comprises a transmitting mode and a receiving mode, wherein in the transmitting mode, a signal modulated by a baseband signal is converted and output to the TR unit through the dual-channel DAC chip, and in the receiving mode, an analog intermediate frequency signal is converted into a digital signal through the dual-channel ADC chip to be demodulated and sampled;
the DAC chip converts the digital signals output by the digital processing unit into analog signals and inputs the analog signals into the TR unit, and the ADC chip converts the analog signals input by the TR unit into digital signals and inputs the digital signals into the digital processing unit;
and the optical fiber module receives and outputs the signal sent by the digital processing unit, or sends a control signal to the digital processing unit.
It should be understood that the power supply unit is further included, the power supply unit includes a DC-DC unit and an LDO chip, and the input voltage is converted by the DC-DC unit and then subjected to secondary voltage stabilization by the LDO chip to respectively supply power to the units.
It should be understood that the multiple TR units include a transmitting mode and a receiving mode, when in the transmitting mode, the digital processing unit generates 10 independent intermediate frequency signals, inputs the 10 independent TR units, filters out the mirror screen signal through the filter, up-converts the signals with the local oscillator signal input by the frequency source into radio frequency signals, outputs the radio frequency signals to the radio frequency interface after multistage amplification and filtering, and connects with the external antenna for radiation; in a receiving mode, an antenna sends a received radio frequency signal to a TR unit, the signal is filtered and amplified through an amplitude limiter and a multi-stage low-noise amplifier, a local oscillation signal is down-converted to an intermediate frequency, and the intermediate frequency is filtered and then output to a digital processing unit.
It should be understood that, the calibration unit receives the radio frequency signal in the space in the TR transmission mode, enters the receiving mode for filtering, down-converts to the intermediate frequency, amplifies and outputs to the digital processing unit; and in a TR receiving mode, the antenna enters a transmitting mode, performs intermediate frequency up-conversion to radio frequency, amplifies and filters the radio frequency, outputs the radio frequency to the antenna and radiates the radio frequency to finish the calibration of transmitting and receiving amplitude and phase of each TR unit.
It should be understood that, when the digital processing unit is in a transmitting mode, the FPGA up-converts the digital signal modulated by the baseband signal into an intermediate frequency signal, and the intermediate frequency signal is converted by the 5 pieces of double-unit DAC chips to output 10 paths of independent analog intermediate frequency signals and then input into the TR unit; in a receiving mode, the analog intermediate frequency signals are converted into digital signals through 5 pieces of double-unit ADC chips to be demodulated and sampled.
As shown in fig. 2, the TR unit performs time-sharing operation of receiving and transmitting, and the receiving is superheterodyne receiving and transmitting to realize filtering, amplifying and outputting of the radio frequency signal. Compared with a zero intermediate frequency design scheme, the scheme has the advantages of enhanced anti-interference performance of the receiving unit and small transmission leakage, but the size and the weight of the scheme are increased.
The TR unit is a time-sharing working transceiving link. The receiving link mainly completes amplitude limiting, low-noise amplification, filtering, amplitude control, down-conversion and intermediate frequency filtering of received signals and outputs 175MHz intermediate frequency signals to a digital board AD for sampling; the transmitting link carries out filtering, amplitude control, two-stage amplification, temperature compensation and the like on the radio frequency modulation signals output by the digital board, so that the amplified output of the signals is realized.
As shown in fig. 3, the frequency source unit has 4 power branches for the output signal of the 100MHz crystal oscillator, one of which provides the reference clock for the digital circuit in the module, and the other three of which provide the reference clocks for the frequency source and the calibration source, respectively.
The frequency source requires fast jump, the DDS outputs the required local oscillation frequency LOL～LOHCovering a receiving and transmitting local oscillator, wherein the frequency range is 297MHz, selecting different phase-locked loop point frequency sources as DDS working clocks through a change-over switch in order to meet stray indexes, separately receiving and transmitting local oscillator frequency spectrums by using a 'switch-filter-switch' for DDS output, and dividing the amplified power into 1And the 1 path is respectively input into 10 TR units, and the last path is output as a local oscillation detection signal.
The calibration source is a slow frequency hopping, the PLL directly outputs the required frequency FL～FH。
As shown in fig. 4, the calibration unit is a simplified TR unit, comprising a transmitting and receiving unit. Without the output of a high-power amplifier. The reception only implements the down-conversion function.
As shown in fig. 5, the digital processing unit performs AD sampling and FPGA digital down-conversion on the intermediate frequency signal sent by the receiving unit to form an IQ digital signal, which is sent to the signal processing board through an optical fiber;
the receiving optical fiber sends a control signal to directly control the DDS to generate a radio frequency signal and send the radio frequency signal into the transmitting unit;
generating control signals of the TR units and realizing the control of each TR unit; the control is mainly controlled by a receiving and transmitting switch, a power amplifier power-up control, a phase shift control, an attenuation control and the like;
detecting the working mode of the whole machine, and sending out the working mode through a serial port;
the socket is provided with a debugging and detecting interface socket, comprises a serial port and a JTAG port of an FPGA, and is convenient for debugging and factory calibration.
As shown in FIG. 6, the power supply unit provides + 12V voltage from outside, and after passing through the over-voltage, under-voltage and over-current protection circuit, the voltage is output to DC/DC and LDO to be converted into + 5.5V, + 3.6V, + 5V, + 3.3V, + 1.8V, + 1.2V, + 1.0V, etc., to supply power to the chip on the digital processing board, and-5V, + 50V, + 12V are provided for TR unit respectively.
In order to reduce the interference to the radio frequency unit, the power supply entering the sub-module of the TR unit is filtered by magnetic beads and capacitors.
The + 50V power supply supplies power to the power amplifier, the power is input from the outside and is respectively supplied to 10 TR unit sub-modules through the digital processing board, the average current of the transmitted pulse can reach 1.7A to the maximum, the minimum current is 0 after being turned off through the power switch, the large current change can bring large electromagnetic interference to other weak current circuits, so the + 50V wiring needs to be paid attention to adopting anti-interference measures: the + 50V power supply has enough wiring width to meet the requirement of low impedance; the + 50V power supply wiring space is far away from other circuits and is isolated from other circuits by a grounding copper sheet and a via hole; and (4) decoupling filtering processing is carried out by increasing a capacitor by a + 50V power supply.
Claims (5)
1. A multi-channel digital TR assembly based on an intermediate frequency, comprising: the device comprises a multi-channel TR unit, a frequency source module, a calibration unit, an optical fiber module, a DAC chip, an ADC chip and a digital processing unit; wherein:
the multi-channel TR unit comprises a transmitting mode and a receiving mode, and receives signals generated by the digital processing unit in the transmitting mode, outputs the signals to the radio frequency interface after processing, and is connected with an external antenna for radiation; in the receiving mode, receiving and processing signals received by the antenna, and outputting the processed signals to the digital processing unit;
the frequency source module outputs a local oscillation signal to the TR unit and simultaneously outputs a calibration signal to the calibration unit;
the calibration unit receives and processes the signals in the transmitting mode of the TR unit and then outputs the signals to the digital processing unit, and receives and processes the signals in the receiving mode of the TR unit to realize the calibration of the transmitting and receiving amplitude and phase of the TR unit;
the digital processing unit comprises a transmitting mode and a receiving mode, when the digital processing unit is in the transmitting mode, the FPGA converts and outputs a signal modulated by a baseband signal to the TR unit through the two-channel DAC chip, and when the digital processing unit is in the receiving mode, the digital processing unit converts an analog intermediate frequency signal into a digital signal through the two-channel ADC chip to perform demodulation and sampling;
the DAC chip converts the digital signals output by the digital processing unit into analog signals and inputs the analog signals into the TR unit, and the ADC chip converts the analog signals input by the TR unit into digital signals and inputs the digital signals into the digital processing unit;
and the optical fiber module receives and outputs the signal sent by the digital processing unit, or sends a control signal to the digital processing unit.
2. The IF-based multi-channel digital TR assembly as claimed in claim 1, further comprising a power supply unit including a DC-DC unit and an LDO chip, wherein the input voltage is converted by the DC-DC unit and then secondarily regulated by the LDO chip to supply power to the units, respectively.
3. The intermediate frequency-based multi-channel digital TR component as claimed in claim 1, wherein the multi-channel TR unit comprises a transmitting mode and a receiving mode, when the multi-channel TR unit is in the transmitting mode, the digital processing unit generates 10 independent intermediate frequency signals, the independent intermediate frequency signals are input into the 10 independent TR units, after the mirror screen signals are filtered by the filter, the signals are up-converted to radio frequency signals with local oscillator signals input by the frequency source, and the radio frequency signals are output to the radio frequency interface after being amplified and filtered by multiple stages and are connected with an external antenna for radiation; when the multi-channel TR unit is in a receiving mode, the antenna sends a received radio frequency signal to the TR unit, the signal is amplified through the amplitude limiter and the multistage low-noise amplifier after being filtered, and a local oscillator signal is down-converted to an intermediate frequency and is output to the digital processing unit after being filtered.
4. The if-based multi-channel digital TR module of claim 1, wherein the calibration unit receives rf signals in space in a TR transmit mode, filters the rf signals to an intermediate frequency in a receive mode, amplifies the rf signals, and outputs the amplified rf signals to the digital processing unit; and in a TR receiving mode, the antenna enters a transmitting mode, performs intermediate frequency up-conversion to radio frequency, amplifies and filters the radio frequency, outputs the radio frequency to the antenna and radiates the radio frequency to finish the calibration of transmitting and receiving amplitude and phase of each TR unit.
5. The intermediate frequency-based multi-channel digital TR assembly of claim 1, wherein when the digital processing unit is in a transmitting mode, the FPGA up-converts the baseband signal modulated digital to an intermediate frequency signal, and the intermediate frequency signal is converted by 5 pieces of double-unit DAC chips to output 10 paths of independent analog intermediate frequency signals and then is input to the TR unit; in a receiving mode, the analog intermediate frequency signals are converted into digital signals through 5 pieces of double-unit ADC chips to be demodulated and sampled.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202022951905.0U CN214205517U (en) | 2020-12-11 | 2020-12-11 | Intermediate frequency-based multichannel digital TR assembly |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202022951905.0U CN214205517U (en) | 2020-12-11 | 2020-12-11 | Intermediate frequency-based multichannel digital TR assembly |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN214205517U true CN214205517U (en) | 2021-09-14 |
Family
ID=77651551
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202022951905.0U Active CN214205517U (en) | 2020-12-11 | 2020-12-11 | Intermediate frequency-based multichannel digital TR assembly |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN214205517U (en) |
-
2020
- 2020-12-11 CN CN202022951905.0U patent/CN214205517U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106487402B (en) | The low-power consumption receiver rf front-end of comprehensive on piece radio frequency interface | |
| EP2434669B1 (en) | Self-testing transceiver architecture and related method | |
| KR20090010097A (en) | System and method for generating local oscillator (lo) signals for a quadrature mixer | |
| US8213879B2 (en) | Radio-frequency signal reception and/or transmission device with noise reduction | |
| KR20130064261A (en) | Radio frequency transceiver | |
| CN106603090B (en) | 12-channel receiving-transmitting frequency conversion channel device | |
| CN103067032A (en) | Low noise decimetric wave signal frequency conversion amplification receiving system | |
| CN210120556U (en) | Miniaturized multichannel TR receives and dispatches subassembly | |
| CN211955837U (en) | Novel big dipper satellite interference monitor terminal | |
| CN214205517U (en) | Intermediate frequency-based multichannel digital TR assembly | |
| CN211457127U (en) | Ka-waveband ultra-wideband and large-dynamic receiving channel device | |
| CN210958360U (en) | Signal processing circuit and antenna device | |
| CN110365364B (en) | Radio frequency channel device and satellite transponder comprising same | |
| CN111800187A (en) | Satellite ground communication circuit based on AD9364 radio frequency chip | |
| CN205212817U (en) | Broadband frequency agility frequency synthesizer | |
| US20230170861A1 (en) | Integrated directional coupler for broadband amplifier | |
| CN112671426A (en) | Intermediate frequency-based multichannel digital TR assembly | |
| CN216794989U (en) | Multi-mode multi-channel radio frequency transceiver | |
| CN216490493U (en) | Satellite measurement and control satellite affair integrated system | |
| CN210518281U (en) | S frequency band down converter | |
| CN212137678U (en) | Satellite ground communication circuit based on AD9364 radio frequency chip | |
| CN109728829B (en) | High-performance broadband radio frequency receiving module | |
| CN211348620U (en) | Radar noise reduction circuit and radar | |
| CN110266349B (en) | Small-size universalization dual-frenquency continuous wave answering machine | |
| CN115668758A (en) | Tracker module, power amplification module, high-frequency module, and communication device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |