CN213461908U - Photosensitive reading circuit and vehicle-mounted camera - Google Patents
Photosensitive reading circuit and vehicle-mounted camera Download PDFInfo
- Publication number
- CN213461908U CN213461908U CN202022222319.2U CN202022222319U CN213461908U CN 213461908 U CN213461908 U CN 213461908U CN 202022222319 U CN202022222319 U CN 202022222319U CN 213461908 U CN213461908 U CN 213461908U
- Authority
- CN
- China
- Prior art keywords
- circuit
- photosensitive
- analog
- resistor
- digital conversion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
A photosensitive reading Circuit and vehicle-mounted camera, wherein, the photosensitive reading Circuit converts analog voltage signals output by the photosensitive Circuit into IIC signals by adopting a photosensitive Circuit, an analog-to-digital conversion Circuit and an IIC (Inter-Integrated Circuit bus) transmission Circuit, and reads the IIC signals by transmitting the IIC signals to a microprocessor in a long line, so that the reading interval of the analog voltage signals output by the photosensitive Circuit is increased, the reading accuracy of photosensitive voltage values is improved, and the problem of low reading accuracy of the photosensitive voltage values in the traditional photosensitive reading Circuit is solved.
Description
Technical Field
The application belongs to the technical field of cameras, and particularly relates to a photosensitive reading circuit and a vehicle-mounted camera.
Background
At present, a photosensitive camera is used in a vehicle-mounted serdes (SERializer/DESerializer) camera, while a conventional photosensitive reading circuit generally directly uses a SERializer and a DESerializer to read a photosensitive voltage value, because the ADC bit number of the SERializer and the DESerializer is only three bits, the read voltage value is only 0-7, so that the photosensitive voltage value is read in a small range, and the reading result is inaccurate.
Therefore, the conventional photosensitive reading circuit has a problem of low reading accuracy of the photosensitive voltage value.
SUMMERY OF THE UTILITY MODEL
An object of the application is to provide a photosensitive reading circuit and on-vehicle camera, aim at solving the problem that has photosensitive voltage value to read the accuracy low among the traditional photosensitive reading circuit.
A first aspect of an embodiment of the present application provides a photosensitive read circuit, including:
the photosensitive circuit is used for measuring light rays and outputting corresponding analog voltage signals according to light intensity;
an analog-to-digital conversion Circuit connected to the photosensitive Circuit, the analog-to-digital conversion Circuit configured to convert the analog voltage signal into an Inter-Integrated Circuit (IIC) signal; and
the IIC transmission circuit is connected with the analog-to-digital conversion circuit and used for transmitting the IIC signal long line to the microprocessor.
In one embodiment, the light sensing circuit includes: the positive pole of the photosensitive diode is connected with a first power supply, the negative pole of the photosensitive diode and the first end of the first resistor are connected with the analog-to-digital conversion circuit in a shared mode, and the second end of the first resistor is grounded.
In one embodiment, the photosensitive circuit further comprises a filter circuit, the filter circuit is connected between the cathode of the photosensitive diode and the analog-to-digital conversion circuit, and the filter circuit is used for filtering out noise interference of the analog voltage signal.
In one embodiment, the filter circuit comprises a second resistor and a first capacitor, a first end of the second resistor is connected with a cathode of the photosensitive diode, a second end of the second resistor is connected with a first end of the first capacitor, and a second end of the first capacitor is grounded.
In one embodiment, the analog-to-digital conversion circuit includes: the input end of the analog-to-digital conversion chip is connected with the photosensitive circuit, the power end of the analog-to-digital conversion chip is connected with the first power supply and the first end of the second capacitor, the second end of the second capacitor is grounded, and the first output end and the second output end of the analog-to-digital conversion chip are respectively connected with the IIC transmission circuit.
In one embodiment, the analog-to-digital conversion chip is set to an N-bit AD value, the analog-to-digital conversion chip divides the voltage of the first power supply into N parts of 2, each part of the voltage representing a minimum ADC voltage value, the analog-to-digital conversion chip converting the analog voltage signal to the IIC signal based on the minimum ADC voltage value.
In one embodiment, the IIC transmission circuit includes:
the pull-up circuit is connected with a first power supply and an IIC signal end of the analog-to-digital conversion circuit;
the anti-jamming circuit is connected with the IIC signal end of the analog-to-digital conversion circuit and is used for filtering clutter interference;
the serial circuit is connected with the anti-interference circuit and the IIC transmission circuit and is used for converting the IIC signal into a serial signal and outputting the serial signal; and
a deserializer circuit connected with the serial circuit and the microprocessor, the deserializer circuit for deserializing the serial signal back to the IIC signal.
In one embodiment, the pull-up circuit includes a third resistor and a fourth resistor, a first terminal of the third resistor is connected to the first power supply, a second terminal of the third resistor is connected to the first output terminal of the analog-to-digital conversion circuit, a first terminal of the fourth resistor is connected to the first power supply, and a second terminal of the fourth resistor is connected to the second output terminal of the analog-to-digital conversion circuit.
In one embodiment, the immunity circuit includes a fifth resistor and a sixth resistor, a first terminal of the fifth resistor is connected to the first output terminal of the analog-to-digital conversion circuit, a second terminal of the fifth resistor is connected to the first input terminal of the serial circuit, a first terminal of the sixth resistor is connected to the second output terminal of the analog-to-digital conversion circuit, and a second terminal of the sixth resistor is connected to the second input terminal of the serial circuit.
A second aspect of the embodiments of the present application provides an on-vehicle camera, including:
a control circuit; and
the photosensitive reading circuit according to the first aspect of the embodiments of the present application, the photosensitive reading circuit being connected to the microprocessor in the control circuit.
According to the photosensitive reading circuit, the photosensitive circuit, the analog-to-digital conversion circuit and the IIC transmission circuit are adopted, the analog voltage signal output by the photosensitive circuit is converted into the IIC signal, the IIC signal is transmitted to the microprocessor in a long line for reading, the reading interval of the analog voltage signal output by the photosensitive circuit is increased, the reading accuracy of the photosensitive voltage value is improved, and the problem that the photosensitive voltage value reading accuracy is low in the traditional photosensitive reading circuit is solved.
Drawings
FIG. 1 is a circuit diagram of a photosensitive read circuit according to an embodiment of the present application;
FIG. 2 is an exemplary circuit schematic of a photosensitive circuit in the photosensitive read circuit shown in FIG. 1;
FIG. 3 is another circuit schematic of the photosensitive circuit in the photosensitive read circuit of FIG. 2;
FIG. 4 is a schematic diagram of another exemplary circuit of the photosensitive read circuit shown in FIG. 3;
FIG. 5 is a circuit diagram of an IIC transmission circuit in the photosensitive read circuit of FIG. 1;
fig. 6 is an exemplary circuit schematic of the IIC transmission circuit shown in fig. 5.
Detailed Description
In order to make the technical problems, technical solutions and advantageous effects to be solved by the present application clearer, the present application is further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the present application and are not intended to limit the present application.
It will be understood that when an element is referred to as being "secured to" or "disposed on" another element, it can be directly on the other element or be indirectly on the other element. When an element is referred to as being "connected to" another element, it can be directly connected to the other element or be indirectly connected to the other element.
It will be understood that the terms "length," "width," "upper," "lower," "front," "rear," "left," "right," "vertical," "horizontal," "top," "bottom," "inner," "outer," and the like, refer to an orientation or positional relationship illustrated in the drawings for convenience in describing the present application and to simplify description, and do not indicate or imply that the referenced device or element must have a particular orientation, be constructed and operated in a particular orientation, and thus should not be construed as limiting the present application.
Furthermore, the terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include one or more of that feature. In the description of the present application, "a plurality" means two or more unless specifically limited otherwise.
Fig. 1 shows a circuit schematic diagram of a photosensitive read circuit 10 provided in a first aspect of an embodiment of the present application, and for convenience of illustration, only the relevant parts of the embodiment are shown, and the detailed description is as follows:
the photosensitive read circuit 10 in this embodiment includes: the photosensitive circuit 100, the analog-to-digital conversion circuit 200 and the IIC transmission circuit 300, wherein the output end of the photosensitive circuit 100 is connected with the analog-to-digital conversion circuit 200, the output end of the analog-to-digital conversion circuit 200 is connected with the input end of the IIC transmission circuit 300, and the output end of the IIC transmission circuit 300 is connected with the microprocessor 20. The photosensitive circuit 100 is used for measuring light and outputting a corresponding analog voltage signal according to light intensity; the analog-to-digital conversion circuit 200 is used for converting the analog voltage signal into an IIC signal; the IIC transmission circuit 300 serves to transmit the IIC signal long line to the microprocessor 20.
It should be understood that the microprocessor 20 reads the analog voltage value represented by the IIC signal, i.e., the light-sensitive voltage value, from the IIC signal, and the microprocessor 20 may be a single chip or the like. The photosensitive circuit 100 may be a photosensitive sensor, a photosensitive diode D1, a photosensitive resistor, or other photosensitive sensing devices. The analog-to-digital conversion circuit 200 is an analog-to-digital conversion chip with an IIC interface. The IIC transmission circuit 300 is a transmission circuit with a serializer/deserializer for transmitting the IIC signal over a long distance.
In the photosensitive reading circuit 10 of the embodiment, by using the photosensitive circuit 100, the analog-to-digital conversion circuit 200, and the IIC transmission circuit 300, the analog voltage signal output by the photosensitive circuit 100 is converted into the IIC signal, and the IIC signal is transmitted to the microprocessor 20 for reading, so that the reading interval of the analog voltage signal output by the photosensitive circuit 100 is increased, the reading accuracy of the photosensitive voltage value is improved, and the problem of low reading accuracy of the photosensitive voltage value in the conventional photosensitive reading circuit 10 is solved.
Referring to fig. 2, in one embodiment, the photosensitive circuit 100 includes: the anode of the photodiode D1 and the first resistor R1, the anode of the photodiode D1 are connected to the first power supply V1, the cathode of the photodiode D1 and the first end of the first resistor R1 are connected to the analog-to-digital conversion circuit 200 in common, and the second end of the first resistor R1 is connected to the ground.
It should be understood that when the light sensing circuit 100 in this embodiment tests light, the current flowing through the photodiode D1 is different according to different light intensities of the light, the current flows through the first resistor R1, and the voltage value represented by the first resistor R1 is different, i.e. the analog voltage signal output by the light sensing circuit 100 is different for different light intensities.
The photosensitive circuit 100 in this embodiment, by using the photodiode D1 and the first resistor R1, realizes output of corresponding analog voltage signals to different light intensities to reflect different photosensitive voltage values in real time, and has a simple circuit structure, a reduced circuit area, and a reduced cost.
Referring to fig. 3, in an embodiment, the photosensitive circuit 100 further includes a filter circuit 110, the filter circuit 110 is connected between the cathode of the photosensitive diode D1 and the analog-to-digital conversion circuit 200, and the filter circuit 110 is used for filtering noise interference of the analog voltage signal.
It should be understood that, in the photosensitive circuit 100 in this embodiment, by adding the filter circuit 110, the filtering of the clutter interference to the analog voltage signal is realized, and the analog voltage signal distortion caused by the clutter interference is avoided, so that the photosensitive voltage is correctly read accordingly, and the reading accuracy of the photosensitive voltage value is improved.
Referring to fig. 4, in an embodiment, the filter circuit 110 includes a second resistor R2 and a first capacitor, a first terminal of the second resistor R2 is connected to a negative terminal of the photodiode D1, a second terminal of the second resistor R2 is connected to a first terminal of the first capacitor, and a second terminal of the first capacitor is grounded.
It should be understood that, in the filter circuit 110 in this embodiment, a high-pass filter is formed by using the second resistor R2 and the first capacitor, so that the high-voltage noise interference of the analog voltage signal is filtered, the high-voltage spike pulse of the analog voltage signal is suppressed, and the circuit structure is simple.
In one embodiment, the analog-to-digital conversion circuit 200 includes: the input end of the analog-to-digital conversion chip is connected with the photosensitive circuit 100, the power supply end of the analog-to-digital conversion chip is connected with the first power supply V1 and the first end of the second capacitor, the second end of the second capacitor is grounded, and the first output end and the second output end of the analog-to-digital conversion chip are respectively connected with the IIC transmission circuit 300.
It should be understood that the first output terminal and the second output terminal of the analog-to-digital conversion chip are the data line SDA terminal and the clock signal line SCL terminal of the IIC signal output terminal, respectively.
It should be understood that the first power source V1 connected in the analog-to-digital conversion circuit 200 in the present embodiment is the same power source as the first power source V1 connected in the photosensitive circuit 100, so as to ensure that the analog voltage signal value read and converted by the analog-to-digital conversion circuit 200 is accurate. The analog-to-digital conversion chip is provided with an IIC interface, and the higher the AD value of the analog-to-digital conversion chip is, the higher the interval and the higher the accuracy of the voltage value represented by the IIC are.
In one embodiment, the analog-to-digital conversion chip is set to an N-bit AD value, divides the voltage of the first power supply V1 into N power parts of 2, each part of the voltage representing a minimum ADC voltage value, and converts the analog voltage signal into the IIC signal based on the minimum ADC voltage value.
It should be understood that the analog-to-digital conversion chip in this embodiment is a 12-bit AD conversion chip, the voltage of the first power supply V1 is 3.3V, the analog-to-digital conversion chip divides the 3.3V voltage into 2 powers of 12, each of which represents 0.0008056640625V, i.e., the minimum ADC voltage value is 0.0008056640625V. For example, when the analog voltage signal outputted by the photosensitive circuit 100 represents an analog voltage value of 2V, the analog-to-digital conversion chip converts the corresponding IIC signal value into: 2/0.0008056640625-2482. In other embodiments, different values of N may be selected according to their own requirements.
Referring to fig. 5, in one embodiment, the IIC transmission circuit 300 includes: pull-up circuit 310, immunity circuit 320, serial circuit 330, and deserializing circuit 340. The pull-up circuit 310 is connected with the first power supply V1 and the IIC signal end of the analog-to-digital conversion circuit 200, the anti-jamming circuit 320 is connected with the IIC signal end of the analog-to-digital conversion circuit 200, the serial circuit 330 is connected with the anti-jamming circuit 320 and the IIC transmission circuit 300, and the deserializing circuit 340 is connected with the serial circuit 330 and the microprocessor 20. The anti-jamming circuit 320 is used for filtering out clutter interference; the serial circuit 330 is used for converting the IIC signal into a serial signal and outputting the serial signal; the deserializer circuit 340 is used to deserialize the serial signal back to the IIC signal.
It is to be understood that the pull-up circuit 310 may be formed of a pull-up resistor, and is mainly used to pull up the IIC signal terminal to a high level, so that the IIC signal can be normally output. The anti-jamming circuit 320 may be formed by a series resistor, and is mainly used for suppressing noise interference of the IIC signal, such as high-voltage glitch interference. The serial circuit 330 may be formed of a serializer U1 for converting the IIC signal into a serial signal, i.e., a binary signal, so that the IIC signal can be transmitted over a long distance. The deserializer circuit 340 may be formed by a deserializer U2. the deserializer circuit 340 is used to deserialize the serial signal back into the original signal, thereby allowing the microprocessor 20 to receive and read the IIC signal over a long distance.
Referring to fig. 6, in an embodiment, the pull-up circuit 310 includes a third resistor R3 and a fourth resistor R4, a first terminal of the third resistor R3 is connected to the first power source V1, a second terminal of the third resistor R3 is connected to the first output terminal of the analog-to-digital conversion circuit 200, a first terminal of the fourth resistor R4 is connected to the first power source V1, and a second terminal of the fourth resistor R4 is connected to the second output terminal of the analog-to-digital conversion circuit 200.
Referring to fig. 6, in an embodiment, the immunity circuit 320 includes a fifth resistor R5 and a sixth resistor R6, a first terminal of the fifth resistor R5 is connected to the first output terminal of the analog-to-digital conversion circuit 200, a second terminal of the fifth resistor R5 is connected to the first input terminal of the serial circuit 330, a first terminal of the sixth resistor R6 is connected to the second output terminal of the analog-to-digital conversion circuit 200, and a second terminal of the sixth resistor R6 is connected to the second input terminal of the serial circuit 330.
A second aspect of an embodiment of the present application provides an onboard camera, including: a control circuit and a photosensitive reading circuit 10 as the first aspect of the embodiments of the present application, the photosensitive reading circuit 10 is connected with a microprocessor 20 in the control circuit.
It should be understood that the control circuit is a logic control circuit of the vehicle-mounted camera, and is used for realizing control, data reading and the like of the whole camera. The control circuit comprises a microprocessor. In the vehicle-mounted camera in the embodiment, by adopting the photosensitive reading circuit, long-line transmission between the photosensitive reading circuit and the control circuit is realized, and the control circuit can effectively and accurately read the photosensitive voltage value.
It will be apparent to those skilled in the art that, for convenience and brevity of description, only the above-mentioned division of the functional units and modules is illustrated, and in practical applications, the above-mentioned function distribution may be performed by different functional units and modules according to needs, that is, the internal structure of the apparatus is divided into different functional units or modules to perform all or part of the above-mentioned functions. Each functional unit and module in the embodiments may be integrated in one processing unit, or each unit may exist alone physically, or two or more units are integrated in one unit, and the integrated unit may be implemented in a form of hardware, or in a form of software functional unit. In addition, specific names of the functional units and modules are only for convenience of distinguishing from each other, and are not used for limiting the protection scope of the present application.
In the above embodiments, the descriptions of the respective embodiments have respective emphasis, and reference may be made to the related descriptions of other embodiments for parts that are not described or illustrated in a certain embodiment.
The above-mentioned embodiments are only used for illustrating the technical solutions of the present application, and not for limiting the same; although the present application has been described in detail with reference to the foregoing embodiments, it should be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications and substitutions do not substantially depart from the spirit and scope of the embodiments of the present application and are intended to be included within the scope of the present application.
Claims (10)
1. A photosensitive read circuit, comprising:
the photosensitive circuit is used for measuring light and outputting a corresponding analog voltage signal according to light intensity;
the analog-to-digital conversion circuit is connected with the photosensitive circuit and is used for converting the analog voltage signal into an IIC signal; and
the IIC transmission circuit is connected with the analog-to-digital conversion circuit and used for transmitting the IIC signal long line to the microprocessor.
2. The photosensitive read circuit of claim 1, wherein the photosensitive circuit comprises: the positive pole of the photosensitive diode is connected with a first power supply, the negative pole of the photosensitive diode and the first end of the first resistor are connected with the analog-to-digital conversion circuit in a shared mode, and the second end of the first resistor is grounded.
3. The photosensitive reading circuit of claim 2, wherein the photosensitive circuit further comprises a filter circuit connected between the cathode of the photodiode and the analog-to-digital conversion circuit, the filter circuit being configured to filter noise interference of the analog voltage signal.
4. The photosensitive read circuit of claim 3, wherein the filter circuit comprises a second resistor and a first capacitor, a first terminal of the second resistor is connected to a cathode of the photodiode, a second terminal of the second resistor is connected to a first terminal of the first capacitor, and a second terminal of the first capacitor is connected to ground.
5. The photosensitive read circuit of claim 1, wherein the analog-to-digital conversion circuit comprises: the input end of the analog-to-digital conversion chip is connected with the photosensitive circuit, the power end of the analog-to-digital conversion chip is connected with the first power supply and the first end of the second capacitor, the second end of the second capacitor is grounded, and the first output end and the second output end of the analog-to-digital conversion chip are respectively connected with the IIC transmission circuit.
6. The photosensitive read circuit of claim 5, wherein the analog-to-digital conversion chip sets an AD value of N bits, the analog-to-digital conversion chip divides the voltage of the first power supply into N power parts of 2, each voltage part representing a minimum ADC voltage value, the analog-to-digital conversion chip converting the analog voltage signal into the IIC signal based on the minimum ADC voltage value.
7. The photosensitive reading circuit according to any of claims 1 to 6, wherein the IIC transmission circuit comprises:
the pull-up circuit is connected with a first power supply and an IIC signal end of the analog-to-digital conversion circuit;
the anti-jamming circuit is connected with the IIC signal end of the analog-to-digital conversion circuit and is used for filtering clutter interference;
the serial circuit is connected with the anti-interference circuit and the IIC transmission circuit and is used for converting the IIC signal into a serial signal and outputting the serial signal; and
a deserializer circuit connected with the serial circuit and the microprocessor, the deserializer circuit for deserializing the serial signal back to the IIC signal.
8. The photosensitive read circuit of claim 7, wherein the pull-up circuit comprises a third resistor and a fourth resistor, a first terminal of the third resistor is connected to the first power supply, a second terminal of the third resistor is connected to the first output terminal of the analog-to-digital conversion circuit, a first terminal of the fourth resistor is connected to the first power supply, and a second terminal of the fourth resistor is connected to the second output terminal of the analog-to-digital conversion circuit.
9. The photosensitive read circuit of claim 7, wherein said immunity circuit includes a fifth resistor and a sixth resistor, a first terminal of said fifth resistor is connected to a first output terminal of said analog-to-digital conversion circuit, a second terminal of said fifth resistor is connected to a first input terminal of said serial circuit, a first terminal of said sixth resistor is connected to a second output terminal of said analog-to-digital conversion circuit, and a second terminal of said sixth resistor is connected to a second input terminal of said serial circuit.
10. An in-vehicle camera, characterized by comprising:
a control circuit; and
the photosensitive reading circuit according to any one of claims 1 to 9, wherein the photosensitive reading circuit is connected to the microprocessor in the control circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202022222319.2U CN213461908U (en) | 2020-09-30 | 2020-09-30 | Photosensitive reading circuit and vehicle-mounted camera |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202022222319.2U CN213461908U (en) | 2020-09-30 | 2020-09-30 | Photosensitive reading circuit and vehicle-mounted camera |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN213461908U true CN213461908U (en) | 2021-06-15 |
Family
ID=76288151
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202022222319.2U Active CN213461908U (en) | 2020-09-30 | 2020-09-30 | Photosensitive reading circuit and vehicle-mounted camera |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN213461908U (en) |
-
2020
- 2020-09-30 CN CN202022222319.2U patent/CN213461908U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8558577B1 (en) | Systems and methods for bidirectional signal separation | |
| CN213461908U (en) | Photosensitive reading circuit and vehicle-mounted camera | |
| CN103246754A (en) | High-speed digital signal acquiring and storing system | |
| CN211481395U (en) | Television board miniLVDS signal detection circuit and device | |
| CN102062799B (en) | Vehicle mounted electrical isolation measuring circuit | |
| TWI444819B (en) | Metohd and circuit for converting logical pulse signal | |
| CN115112940A (en) | Robot system's voltage acquisition circuit | |
| CN112713916A (en) | Carrier communication circuit and cabinet-charger carrier communication system | |
| CN102121994B (en) | Data acquisition plate design method for high-resolution petroleum seismic exploration system | |
| CN219018837U (en) | Photoelectric port automatic identification device and Ethernet equipment | |
| CN218648885U (en) | High-speed long-line-array CMOS detector imaging circuit | |
| CN211830921U (en) | Wide-angle digital high-definition camera | |
| CN113962183B (en) | Electric energy metering chip interface circuit design method and interface circuit thereof | |
| CN220731150U (en) | Sunlight backflow prevention circuit, head-up display assembly and vehicle | |
| CN219016970U (en) | Mipi interface identification circuit and electronic equipment | |
| CN218158104U (en) | Detection circuit and display device | |
| CN211457113U (en) | Multiplexing circuit of high-speed pulse receiving and input IO port | |
| CN113777987B (en) | Self-adaptive discrete signal acquisition device supporting waveform correction | |
| CN116545440B (en) | Photoelectric signal acquisition circuit, system and method | |
| CN220154819U (en) | Digital input/output processing system | |
| CN218383194U (en) | Level signal detection circuit and vehicle | |
| CN209964051U (en) | Novel master-slave double-wire non-polarity communication circuit | |
| CN216846390U (en) | Pulse frequency calculation circuit | |
| CN211830961U (en) | Fan-out and conversion circuit and equipment based on GMSL signal | |
| CN211723199U (en) | Automatic termination equipment of bus type radiographic imaging system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |