CN212723996U - Elevator timing counter testing arrangement - Google Patents

Elevator timing counter testing arrangement Download PDF

Info

Publication number
CN212723996U
CN212723996U CN202021856595.8U CN202021856595U CN212723996U CN 212723996 U CN212723996 U CN 212723996U CN 202021856595 U CN202021856595 U CN 202021856595U CN 212723996 U CN212723996 U CN 212723996U
Authority
CN
China
Prior art keywords
elevator
timing counter
counter
pulse
testing device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202021856595.8U
Other languages
Chinese (zh)
Inventor
孙坚杰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Linan Senyuan Electric Cable Co ltd
Original Assignee
Hangzhou Linan Senyuan Electric Cable Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Linan Senyuan Electric Cable Co ltd filed Critical Hangzhou Linan Senyuan Electric Cable Co ltd
Priority to CN202021856595.8U priority Critical patent/CN212723996U/en
Application granted granted Critical
Publication of CN212723996U publication Critical patent/CN212723996U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Indicating And Signalling Devices For Elevators (AREA)

Abstract

The utility model discloses an elevator timing counter testing arrangement relates to elevator technical field for test elevator timing counter, include: the human-computer interface is used for setting the pulse period and the pulse cycle number of the pulse signal; and the main controller is used for outputting pulse signals according to the setting of the human-computer interface. The utility model discloses an automation equipment replaces traditional artifical the measuring, improves the accurate nature of test to the multistation synchronous testing improves efficiency of software testing.

Description

Elevator timing counter testing arrangement
[ technical field ] A method for producing a semiconductor device
The utility model relates to an elevator technical field, concretely relates to elevator timing counter testing arrangement.
[ background of the invention ]
The elevator counting timer is a device for recording the lifting times and the working time of an elevator, is used for recording the running condition of the elevator and is convenient for elevator maintenance, and the schematic block diagram of the elevator counting timer is shown in figure 1: the intelligent clock comprises a key 1, a microcontroller 2, a display screen 3, a battery 4, a clock reference 5 and a wiring terminal 5. In practical use, the elevator sends a level signal to the counting timer every time the elevator rises or falls, when the elevator counting timer receives the level signal sent by the elevator, the counter is increased by 1 time every time the elevator receives the level signal, the time length of the sent signal is recorded at the same time, the time length is recorded in the timer by taking seconds as a unit, and counting and timing data are displayed through the display screen 3. In practical engineering, the problem that the time counter cannot be clocked due to the abnormality of the time counter battery 4, the clock reference 5, the connection terminal 6 and the like is inevitable in the assembly and practical use of the time counter, and therefore, whether the related functions of the counting timer are normal or not needs to be detected.
The monitoring principle of the elevator timing counter in the prior art is shown in fig. 2, and comprises a power supply 7, a switch S1 and an elevator timing counter 8 to be detected, wherein the detection process comprises the following steps: the circuit is connected according to the figure, the manual on-off of the switch S1 is used for simulating the signal of the elevator to send a timing counter to the elevator, the switch S1 sends a signal once, the value of the counter is increased by 1, and meanwhile, the timer records the length of the sent signal in seconds. The result of the test requires a manual check to see if the number of times the switch S1 is turned on and off is consistent with the number of times displayed by the counter, and a stopwatch to see if the time of turning on is consistent with the time displayed on the timer, if both are consistent, the test is passed, and if both are inconsistent, the test is not passed. The detection is not only low in efficiency, but also only can detect one elevator timing counter 8 to be detected at the same moment, and human errors often occur, so that the test effect is influenced.
[ Utility model ] content
For solving the problem, the utility model provides a counter testing arrangement when elevator timing replaces traditional artifical the measuring through automation equipment, improves the accurate nature of test to the synchronous test of multistation improves efficiency of software testing.
In order to achieve the above purpose, the utility model adopts the following technical scheme:
an elevator timing counter testing device, wherein the elevator timing counter testing device is used for testing an elevator timing counter, comprising:
the human-computer interface is used for setting the pulse period and the pulse cycle number of the pulse signal;
and the main controller is used for outputting pulse signals according to the setting of the human-computer interface.
Optionally, the master controller includes a microcontroller and a timer, the microcontroller receives the setting of the human-computer interface, and the timer times and counts the output pulse signal under the control of the microcontroller.
Optionally, the master controller includes an input port and an output port, the microcontroller receives the setting of the human-computer interface through the input port, and the output port is connected to an elevator timing counter to be tested.
Optionally, the timer has at least two.
Optionally, the elevator timing counter testing device further comprises a printer.
Optionally, the elevator timing counter testing device further comprises a scanning gun.
Optionally, the master controller is a programmable controller.
Optionally, the master controller is a single chip microcomputer and a programmable logic device.
Optionally, the master controller is a relay and a counter.
The utility model discloses following beneficial effect has:
the utility model provides a technical scheme simulates the pulse of elevator operation through the pulse clock, detects elevator timing counter, has replaced traditional artifical the measuring, guarantees the accuracy and the precision that detect. The multi-station simultaneous test can be realized by arranging a plurality of timers, all stations are not influenced mutually, and the test efficiency is improved; the testing device can also be provided with a printer and a scanning gun, can print the certification, and the scanning gun can scan the related barcode information such as contract numbers and the like and print the barcode information at the same time. And the period and the frequency of the test level can be flexibly set according to the actual situation through the human-computer interface.
These features and advantages of the present invention will be disclosed in more detail in the following detailed description and the accompanying drawings. The best mode or means of the present invention will be described in detail with reference to the accompanying drawings, but not limited thereto. In addition, the features, elements and components appearing in each of the following and in the drawings are plural and different symbols or numerals are labeled for convenience of representation, but all represent components of the same or similar construction or function.
[ description of the drawings ]
The present invention will be further explained with reference to the accompanying drawings:
FIG. 1 is a schematic diagram of an elevator timing counter;
FIG. 2 is a schematic diagram of a prior art elevator timing counter test;
FIG. 3 is a flowchart of a first embodiment of the present invention;
fig. 4 and 5 are schematic diagrams of a second embodiment of the present invention.
[ detailed description ] embodiments
The technical solutions of the embodiments of the present invention are explained and explained below with reference to the drawings of the embodiments of the present invention, but the embodiments described below are only preferred embodiments of the present invention, and not all embodiments. Based on the embodiments in the embodiment, other embodiments obtained by those skilled in the art without any creative work belong to the protection scope of the present invention.
Reference in the specification to "one embodiment" or "an example" means that a particular feature, structure or characteristic described in connection with the embodiment itself may be included in at least one embodiment of the patent disclosure. The appearances of the phrase "in one embodiment" in various places in the specification are not necessarily all referring to the same embodiment.
The first embodiment is as follows:
as shown in fig. 3, the present embodiment provides a method for testing an elevator timing counter, which includes the following steps:
presetting the pulse period and the pulse cycle number of a pulse signal output by a programmable controller, wherein in the embodiment, the preset pulse signal is a 1-second high level, a 1-second low level and the pulse cycle number is 10 times so as to simulate the pulse of elevator operation; in other embodiments, the high level, the low level and the number of pulse cycles may also be flexibly set according to actual situations, which is not limited herein;
the programmable controller is connected with the elevator timing counter to be tested and transmits a pulse signal to the elevator timing counter to be tested;
the timing counter of the elevator to be tested performs timing and counting according to the pulse period and the pulse cycle number, and the timing is performed to count the cycle time of the pulse signal within the pulse cycle number; counting the number of times of the pulse signals within the number of pulse cycles; obtaining a timing result and a counting result of the elevator timing counter to be tested, wherein in the embodiment, the timing result is 20 seconds, and the counting result is 10 times;
the programmable controller is provided with at least two timers, can be made into a multi-station testing device, does not influence each other among stations, can test simultaneously, and greatly improves the testing efficiency and precision. The timer counts and times according to the pulse signal output by the programmable controller, and the counting result is a preset number of pulse cycles, which is 10 times in this embodiment; the timing result is the product of the preset pulse cycle number and the preset pulse period, which should be 20 seconds in this embodiment;
determining a result to be tested according to the timing result and the counting result of the elevator timing counter to be tested and the presetting of the pulse signal of the programmable controller; if the timing result and the counting result of the timer are consistent with the timing result and the technical result of the elevator timing counter to be tested, in the embodiment, the counting interface of the elevator timing counter to be tested is displayed for 10 times and the timing interface is displayed for 20 seconds, the result to be tested is that the elevator timing counter to be tested is accurate, and the operation of a manual control switch is replaced by the method.
The utility model provides a technical scheme simulates the pulse of elevator operation through the pulse clock, detects elevator timing counter, has replaced traditional artifical the measuring, guarantees the accuracy and the precision that detect. The multi-station simultaneous test can be realized by arranging a plurality of timers, all stations are not influenced mutually, and the test efficiency is improved; the testing device can also be provided with a printer and a scanning gun, can print the certification, and the scanning gun can scan the related barcode information such as contract numbers and the like and print the barcode information at the same time. And the period and the frequency of the test level can be flexibly set according to the actual situation through the human-computer interface.
Example two
As shown in fig. 4 and 5, the present embodiment provides an elevator timing counter testing apparatus for testing an elevator timing counter, including:
the human-computer interface is used for setting the pulse period and the pulse cycle number of the pulse signal, in the embodiment, the preset pulse signal is a high level for 1 second, a low level for 1 second and the pulse cycle number is 10 times so as to simulate the pulse of the elevator operation; in other embodiments, the high level, the low level and the number of pulse cycles may also be flexibly set through a human-computer interface according to actual conditions, which is not limited herein;
and the main controller is used for outputting pulse signals according to the setting of the human-computer interface. In this embodiment, the main controller is a programmable controller, which reduces the cost, does not need complex wiring, and ensures the reliability. The main controller comprises a microcontroller and a timer, the microcontroller receives the setting of the human-computer interface, and the timer times and counts the output pulse signals under the control of the microcontroller. In this embodiment, the timer has a plurality ofly, including timer 1, timer 2 to timer n, consequently can make multistation testing arrangement, and test station 1, station 2 to station n simultaneously, each station is each other not influenced, but the concurrent test, has improved the efficiency and the precision of test greatly.
The main controller comprises an input port and an output port, the microcontroller receives the setting of the human-computer interface through the input port, and the output port is connected with the elevator timing counter to be tested.
In this embodiment, counter testing arrangement when elevator timing still includes printer and scanning rifle, and the qualification certificate can be printed to the printer, and the scanning rifle can be printed out with bar code information such as the contract number of correlation scanning simultaneously.
EXAMPLE III
The difference between this embodiment and the second embodiment is that, in this embodiment, the master controller is a single chip microcomputer and a programmable logic device.
Example four
The difference between this embodiment and the second embodiment is that, in this embodiment, the master controller is a relay and a counter.
While the present invention has been described with reference to the particular illustrative embodiments, it will be understood by those skilled in the art that the present invention is not limited thereto, and may be embodied in many different forms without departing from the spirit and scope of the present invention as set forth in the following claims. Any modification which does not depart from the functional and structural principles of the present invention is intended to be included within the scope of the claims.

Claims (9)

1. An elevator timing counter testing device, wherein the elevator timing counter testing device is used for testing an elevator timing counter, comprising:
the human-computer interface is used for setting the pulse period and the pulse cycle number of the pulse signal;
and the main controller is used for outputting pulse signals according to the setting of the human-computer interface.
2. The elevator timing counter testing device of claim 1, wherein the master controller comprises a microcontroller and a timer, the microcontroller receives the setting of the human machine interface, and the timer times and counts the output pulse signal under the control of the microcontroller.
3. The elevator timing counter testing device of claim 2, wherein the master controller comprises an input port through which the microcontroller receives the setting of the human machine interface and an output port connected to the elevator timing counter to be tested.
4. The elevator chronograph counter testing device of claim 2, characterized in that the timers have at least two.
5. The elevator chronograph counter testing device according to one of claims 1 to 4, characterized in that it further comprises a printer.
6. The elevator chronograph counter testing device according to one of claims 1 to 4, characterized in that it further comprises a scanning gun.
7. The elevator chronograph counter test device according to one of claims 1 to 4, characterized in that the master controller is a programmable controller.
8. The elevator timing counter testing device of one of claims 1 to 4, wherein the master controller is a single chip microcomputer and a programmable logic device.
9. The elevator timing counter testing device of one of claims 1 to 4, wherein the master controller is a relay and a counter.
CN202021856595.8U 2020-08-31 2020-08-31 Elevator timing counter testing arrangement Active CN212723996U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202021856595.8U CN212723996U (en) 2020-08-31 2020-08-31 Elevator timing counter testing arrangement

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202021856595.8U CN212723996U (en) 2020-08-31 2020-08-31 Elevator timing counter testing arrangement

Publications (1)

Publication Number Publication Date
CN212723996U true CN212723996U (en) 2021-03-16

Family

ID=74924744

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202021856595.8U Active CN212723996U (en) 2020-08-31 2020-08-31 Elevator timing counter testing arrangement

Country Status (1)

Country Link
CN (1) CN212723996U (en)

Similar Documents

Publication Publication Date Title
CN102023912B (en) Dormancy wake-up testing system and method
GB1453323A (en) Method and apparatus for diagnosing and monitoring troubles in sequential control operations
CN202443104U (en) Automatic detection platform for IC card water-meter circuit board
CN208953619U (en) A kind of distribution terminal intelligent checking system
CN112061919B (en) Method for testing timing counter of elevator
CN203178431U (en) Full-automatic testing system for circuit boards
CN215219508U (en) A test fixture for machine controller
CN103344854A (en) Automatic test system and method for logical function device
CN212723996U (en) Elevator timing counter testing arrangement
CN206610099U (en) The configurable time synchronization test system in scene
CN101639676B (en) PLC single-channel multi-fault output device
CN209264906U (en) CVC-200T hardware intelligent test system
CN104345267A (en) Aging and early failure detection method and detection apparatus of solid relay
CN108735309B (en) In-service inspection device for reactor protection system
CN203788304U (en) Device for testing function of hardware interface
CN100405314C (en) Method and apparatus for testing mainboard of computer
CN115061449A (en) Test tool, test system and test method
CN108761314A (en) Electric-controlled plate automatic checkout equipment and its detection method
CN113671932A (en) ECU offline testing device and method
CN114167839A (en) Nuclear power plant DCS response time testing device and method
CN209496280U (en) A kind of control system input and output module device for testing functions
CN109522212A (en) A kind of acquisition terminal software reliability safety half detection system in kind
CN220455459U (en) Comprehensive detection system for performance parameters of fuze control circuit
RU68705U1 (en) STAND FOR CHECKING TYPICAL REPLACEMENT ELEMENTS- "STAND BY SPEED"
CN103823134B (en) Electronic device detection system and method

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant