CN212527324U - Semiconductor wafer surface grinding protection sheet - Google Patents

Semiconductor wafer surface grinding protection sheet Download PDF

Info

Publication number
CN212527324U
CN212527324U CN202020070363.3U CN202020070363U CN212527324U CN 212527324 U CN212527324 U CN 212527324U CN 202020070363 U CN202020070363 U CN 202020070363U CN 212527324 U CN212527324 U CN 212527324U
Authority
CN
China
Prior art keywords
semiconductor wafer
base material
wafer surface
layer
middle layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN202020070363.3U
Other languages
Chinese (zh)
Inventor
武玄庆
李朝发
朱天
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Dongfu Electronic Technology Co ltd
Original Assignee
Suzhou Dongfu Electronic Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Dongfu Electronic Technology Co ltd filed Critical Suzhou Dongfu Electronic Technology Co ltd
Priority to CN202020070363.3U priority Critical patent/CN212527324U/en
Application granted granted Critical
Publication of CN212527324U publication Critical patent/CN212527324U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

The utility model discloses a semiconductor wafer surface grinding protection sheet, which comprises a base material; an intermediate layer is arranged on the base material; a surface adhesion layer is arranged on the middle layer; the base material is made of polyester and polyamide materials, and the thickness of the base material is 1-1000 um; the middle layer is a thermoplastic solid high molecular polymer, and the Vicat softening point temperature of the middle layer is tested, and the softening temperature is 50-80 ℃ under the applied pressure of 0.45MPa according to the ASTM D1525 standard; the surface adhesion layer is made of acrylic or polyurethane polymer and copolymer thereof; semiconductor wafer surface grinding screening glass provide good unsmooth absorption protection when semiconductor wafer grinds, prevent to damage semiconductor wafer.

Description

Semiconductor wafer surface grinding protection sheet
Technical Field
The utility model relates to a semiconductor wafer surface grinding protection plate which provides good concave-convex absorption protection when the semiconductor wafer is ground.
Background
In a step of polishing a non-circuit-formed surface in a manufacturing step of a semiconductor device using a semiconductor wafer, a semiconductor wafer protective sheet is attached to the circuit-formed surface of the semiconductor wafer in order to prevent damage to the circuit-formed surface of the semiconductor wafer.
Since not only the circuit but also the semiconductor bump and the like are formed on the circuit-formed surface of the semiconductor wafer with a large height difference, when the semiconductor wafer surface protection sheet is attached, if a gap is formed between the semiconductor wafer protection sheet and the circuit-formed surface of the semiconductor wafer, stress distribution is generated inside the semiconductor wafer surface when the non-circuit-formed surface of the semiconductor wafer is polished, and the semiconductor wafer is easily broken when polished to a thin thickness; therefore, there is a strong demand for the provision of a semiconductor wafer surface protective sheet having good conformability to unevenness.
Therefore, a grinding protection sheet for the surface of a semiconductor wafer, which provides good concave-convex absorption protection during grinding of the semiconductor wafer, is developed.
Disclosure of Invention
The present invention is directed to overcome the deficiencies of the prior art and to provide a semiconductor wafer surface polishing protection sheet that provides good concave-convex absorption protection during the polishing of semiconductor wafers.
In order to achieve the above purpose, the utility model adopts the technical scheme that: a semiconductor wafer surface grinding protection sheet comprises a substrate; an intermediate layer is arranged on the base material; a surface adhesion layer is arranged on the middle layer; the base material is made of polyester and polyamide materials, and the thickness of the base material is 1-1000 um; the middle layer is a thermoplastic solid high molecular polymer, and the Vicat softening point temperature of the middle layer is tested, and the softening temperature is 50-80 ℃ under the applied pressure of 0.45MPa according to the ASTM D1525 standard; the surface adhesive layer is made of acrylic or polyurethane polymer and copolymer thereof.
Preferably, the thermoplastic solid high molecular polymer has a Vicat softening point temperature test, and a softening temperature of 60-70 ℃ under an applied pressure of 0.45MPa according to ASTM D1525 standard.
Preferably, the thermoplastic solid high molecular polymer has a Vicat softening point temperature test, and a softening temperature of 65-75 ℃ under an applied pressure of 0.45MPa according to ASTM D1525 standard.
Because of above-mentioned technical scheme's application, compared with the prior art, the utility model have the following advantage:
semiconductor wafer surface grinding screening glass provide good unsmooth absorption protection when semiconductor wafer grinds, prevent to damage semiconductor wafer.
Drawings
The technical scheme of the utility model is further explained by combining the attached drawings as follows:
FIG. 1 is a schematic view of a semiconductor wafer surface polishing protection sheet according to the present invention;
FIG. 2 is an enlarged view of the semiconductor wafer surface polishing protective sheet according to the present invention in an applied state;
FIG. 3 is a first test report of a semiconductor wafer surface polishing protection sheet according to the present invention;
FIG. 4 is a second test report of a semiconductor wafer surface polishing protection sheet according to the present invention;
FIG. 5 is a rheometer test report for the intermediate layer of My A/My B factory of a semiconductor wafer surface abrasive protective sheet according to the invention;
FIG. 6 is a rheometer test report for the other brand middle layer of the semiconductor wafer surface abrasive protective sheet of the present invention;
FIG. 7 is a rheometer test report for the intermediate layer of my Mill-C of a semiconductor wafer surface abrasive protective sheet according to the invention;
FIG. 8 is a rheometer test report for the intermediate layer of my Mill-D of a semiconductor wafer surface abrasive protective sheet according to the invention;
wherein: 1. a semiconductor wafer surface protection sheet; 11. a substrate; 12. an intermediate layer; 13. a surface adhesive layer; 2. a semiconductor wafer; 21. a circuit surface; 22. a concave-convex block; 23. and a back grinding layer.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and specific embodiments.
Referring to fig. 1-2, a semiconductor wafer surface polishing protective sheet 1 according to the present invention comprises a substrate 11; an intermediate layer 12 is arranged on the substrate 11; a surface adhesion layer 13 is arranged on the middle layer 12; the base material is made of polyester and polyamide materials, and the thickness of the base material is 1-1000 um.
The intermediate layer 12 is a thermoplastic solid high molecular polymer, and the vicat softening point temperature test thereof suggests that the softening point under the applied pressure of 0.45MPa according to ASTM D1525 standard is 50-80 ℃, preferably 60-70 ℃, more preferably 65-75 ℃, if the softening point is lower than 50 ℃, the layer is easy to soften too much and flow and exude during the grinding process, which may cause the problem of wafer surface sticking, and if the softening point is higher than 80 ℃, the concave-convex absorption effect on the wafer surface circuit is not obvious.
The surface adhesive layer is made of acrylic or polyurethane polymer and copolymer thereof.
As shown in fig. 2, the semiconductor wafer 2 includes a body, a back-grinding layer 23 is disposed on a lower surface of the body, and a circuit surface 21 is disposed on an upper surface of the body; the circuit surface 21 is provided with a concave-convex block 22; when in application, the surface adhesive layer 13 is adhered to the circuit surface 21, and is ground by special grinding equipment, and after the grinding is finished, the grinding protection sheet 1 on the surface of the semiconductor wafer is torn off; the temperature during the polishing process of the conventional semiconductor wafer process is between 40-80 ℃, so the material of the intermediate layer is used for the Vicat softening point temperature test, and the softening point under the pressure of 0.45MPa according to ASTM D1525 standard is recommended to be 50-80 ℃, preferably 60-70 ℃, more preferably 65-75 ℃, so as to provide the temperature condition for softening the intermediate layer when the temperature generated during the wafer polishing process provides a better buffer effect to prevent the generation of internal stress after the wafer polishing.
The applicant has performed the tests detailed in figures 3-8.
Because of above-mentioned technical scheme's application, compared with the prior art, the utility model have the following advantage:
semiconductor wafer surface grinding screening glass provide good unsmooth absorption protection when semiconductor wafer grinds, prevent to damage semiconductor wafer.
The above embodiments are only for illustrating the technical concept and features of the present invention, and the purpose thereof is to enable those skilled in the art to understand the contents of the present invention and implement the present invention, and the protection scope of the present invention can not be limited thereby, and all equivalent changes or modifications made according to the spirit of the present invention should be covered by the protection scope of the present invention.

Claims (3)

1. A semiconductor wafer surface grinding protection sheet is characterized in that: comprises a substrate; an intermediate layer is arranged on the base material; a surface adhesion layer is arranged on the middle layer; the thickness of the base material is 1-1000 um; the middle layer is a thermoplastic solid high molecular polymer, and the Vicat softening point temperature of the middle layer is 50-80 ℃ under the applied pressure of 0.45MPa according to the ASTM D1525 standard.
2. The protective sheet for grinding the surface of a semiconductor wafer according to claim 1, wherein: the thermoplastic solid high molecular polymer has a Vicat softening point temperature test, and the softening temperature is 60-70 ℃ under the applied pressure of 0.45MPa according to the ASTM D1525 standard.
3. The protective sheet for grinding the surface of a semiconductor wafer according to claim 1, wherein: the thermoplastic solid high molecular polymer has a Vicat softening point temperature test, and the softening temperature is 65-75 ℃ under the applied pressure of 0.45MPa according to the ASTM D1525 standard.
CN202020070363.3U 2020-01-14 2020-01-14 Semiconductor wafer surface grinding protection sheet Expired - Fee Related CN212527324U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202020070363.3U CN212527324U (en) 2020-01-14 2020-01-14 Semiconductor wafer surface grinding protection sheet

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202020070363.3U CN212527324U (en) 2020-01-14 2020-01-14 Semiconductor wafer surface grinding protection sheet

Publications (1)

Publication Number Publication Date
CN212527324U true CN212527324U (en) 2021-02-12

Family

ID=74525726

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202020070363.3U Expired - Fee Related CN212527324U (en) 2020-01-14 2020-01-14 Semiconductor wafer surface grinding protection sheet

Country Status (1)

Country Link
CN (1) CN212527324U (en)

Similar Documents

Publication Publication Date Title
KR100907982B1 (en) Dicing Die Bonding Film comprising the Adhesive Film for Semi-Conductor Packaging formed composition for Preparing Adhesive Film
JP5436461B2 (en) Composite function tape for semiconductor package and method of manufacturing semiconductor device using the same
KR102169223B1 (en) Film-like adhesive, adhesive sheet for semiconductor junction, and method for producing semiconductor device
TWI625779B (en) Adhesive tape for semiconductor wafer surface protection and method for processing semiconductor wafer
TWI671379B (en) Substrate for back grinding tape and back grinding tape
JP4603578B2 (en) Semiconductor wafer surface protection sheet and semiconductor wafer protection method using the protection sheet
CN110272696B (en) Adhesive tape for back grinding
TW200814179A (en) Method of semiconductor wafer back processing, method of substrate back processing, and radiation-curable pressure-sensitive adhesive sheet
CN103443229B (en) The processing adherent zones such as semiconductor wafer
CN101993668A (en) Adhesive sheet for supporting and protecting semiconductor wafer, back grinding method for semiconductor wafer
TWI760315B (en) Manufacturing method of semiconductor device
TWI724116B (en) Adhesive tape for semiconductor processing and manufacturing method of semiconductor device
KR20100075442A (en) Pressure sensitive adhesive sheet and process for manufacturing electronic part
TWI794450B (en) Adhesive tape and method for manufacturing semiconductor device
CN1986154A (en) Silicon wafer grinding apparatus, retaining assembly, and silicon wafer flatness correcting method
US20160089764A1 (en) Polishing pad and method for making the same
KR100815383B1 (en) Photocuring composition for pressure sensitive adhesive layer and dicing die bonding film comprising the same
CN212527324U (en) Semiconductor wafer surface grinding protection sheet
JP2006346808A (en) Grinding pad sticking method and workpiece producing method
CN111136578A (en) Semiconductor wafer surface grinding protection sheet
JP4563257B2 (en) Adhesive sheet and electronic component manufacturing method
KR100929588B1 (en) Photocurable composition for adhesive film formation and dicing die-bonding film comprising the same
US10828745B2 (en) Polishing pad and polishing method
TWI593511B (en) Polishing pad and polishing method
US20220148905A1 (en) Back grinding adhesive sheet, and method for manufacturing semiconductor wafer

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20210212

Termination date: 20220114