CN212211220U - Video monitor - Google Patents
Video monitor Download PDFInfo
- Publication number
- CN212211220U CN212211220U CN202021403249.4U CN202021403249U CN212211220U CN 212211220 U CN212211220 U CN 212211220U CN 202021403249 U CN202021403249 U CN 202021403249U CN 212211220 U CN212211220 U CN 212211220U
- Authority
- CN
- China
- Prior art keywords
- video
- resistor
- transceiver
- diode
- decoding controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000003990 capacitor Substances 0.000 claims description 18
- 230000005540 biological transmission Effects 0.000 description 8
- 238000012545 processing Methods 0.000 description 6
- 238000005070 sampling Methods 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000004891 communication Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
Images
Landscapes
- Closed-Circuit Television Systems (AREA)
Abstract
The utility model relates to a security protection control technical field discloses a higher video monitor of video data integrality, possesses: an image sensor configured within the camera, the image sensor for acquiring image data; the input end of the video decoding controller is connected with the output end of the image sensor, and the video decoding controller is used for receiving the image data and decoding the image data to obtain a video stream signal; a transceiver, an input end of which is connected with a signal output end of the video decoding controller, the transceiver being used for receiving the video stream signal; and the input end of the RS-485 interface is connected with the output end of the transceiver, and the RS-485 interface is used for transmitting the video stream signal to the server end.
Description
Technical Field
The utility model relates to a security protection control technical field, more specifically say, relate to a video monitor.
Background
The image monitoring technology is developed from digital communication technology, network technology, automatic control technology and integrated circuits. At present, when a video monitor processes an image signal, the video monitor performs high-compression-ratio coding on video data meeting network transmission requirements by using a coding technology after digital-to-analog conversion so as to meet the transmission requirements. However, when video data is transmitted between the server and the client, the video data has a high distortion degree, which results in a low definition of an image picture.
Therefore, how to avoid the distortion of the video data during transmission becomes a technical problem that needs to be solved by those skilled in the art.
SUMMERY OF THE UTILITY MODEL
The to-be-solved technical problem of the utility model lies in, to the above-mentioned of prior art because video data's distortion factor is higher, lead to the lower defect of definition of image picture, provide a higher video monitor of video data integrality.
The utility model provides a technical scheme that its technical problem adopted is: a video monitor is provided with:
an image sensor configured within the camera, the image sensor for acquiring image data;
the input end of the video decoding controller is connected with the output end of the image sensor, and the video decoding controller is used for receiving the image data and decoding the image data to obtain a video stream signal;
a transceiver, an input end of which is connected with a signal output end of the video decoding controller, the transceiver being used for receiving the video stream signal;
and the input end of the RS-485 interface is connected with the output end of the transceiver, and the RS-485 interface is used for transmitting the video stream signal to the server end.
In some embodiments, the circuit further comprises a first resistor, a second resistor and a third resistor connected in series,
one end of the first resistor is connected with the output end of the image sensor, and one end of the third resistor is connected with a signal input end of the video decoding controller.
In some embodiments, the video decoding controller further comprises a first capacitor and a second capacitor connected in series, one end of the first capacitor is connected to one end of the first resistor, and one end of the second capacitor is coupled to another signal input end of the video decoding controller.
In some embodiments, the video decoding device further comprises a first triode, a base of the first triode is connected with the signal output end of the video decoding controller through a twelfth resistor,
and the collector electrode of the first triode is connected with a power supply end, and the emitter electrode of the first triode is connected with the common end of the transceiver.
In some embodiments, the device further comprises a first diode and a thirteenth resistor, wherein an anode of the first diode is connected with one end of the thirteenth resistor, a cathode of the first diode is connected with a power supply end,
the other end of the thirteenth resistor is coupled to the transmitting end of the transceiver.
In some embodiments, the device further comprises a second diode and a third diode, wherein the cathode of the second diode is connected with the non-inverting input end of the RS-485 interface,
and the anode of the second diode is connected with the anode of the third diode, and the cathode of the third diode is connected with the inverting input end of the RS-485 interface.
The video monitor of the utility model comprises an image sensor, a video decoding controller, a transceiver and an RS-485 interface, wherein the image sensor is used for acquiring image data and inputting the image data into the video decoding controller, the video decoding controller decodes the image data to obtain a video stream signal,
the transceiver is used for receiving the video stream signal and transmitting the video stream signal to the server end through the RS-485 interface. Compared with the prior art, the video decoding controller is used for decoding the image data and identifying the travel and field synchronization signals so as to obtain the video stream signal convenient to transmit, and the problem that the definition of an image picture is low due to high distortion of the video data when the video data is transmitted between the server side and the client side is solved.
Drawings
The invention will be further explained with reference to the drawings and examples, wherein:
fig. 1 is a partial circuit diagram of image sampling and signal processing according to an embodiment of the present invention;
fig. 2 is a partial circuit diagram of an embodiment of the present invention providing a transceiver and RS-485 interface.
Detailed Description
In order to clearly understand the technical features, objects, and effects of the present invention, embodiments of the present invention will be described in detail with reference to the accompanying drawings.
Fig. 1 is a partial circuit diagram of image sampling and signal processing according to an embodiment of the present invention. Fig. 2 is a partial circuit diagram of an embodiment of the present invention providing a transceiver and RS-485 interface. As shown in fig. 1, in a first embodiment of the video monitor of the present invention, the video monitor includes an image sampling and signal processing circuit 100, a transceiver and an RS-485 interface circuit 200.
The image sampling and signal processing circuit 100 includes an image sensor and a video decoding controller U101. The image sensor corresponds to a CCD image sensor in the figure, can support image data input of ITU-R BT.601/656 YCbCr8 bit standard, and can sample an image of 4096 x 4096 pixels at maximum.
The interface of the CCD image sensor can adopt a P port mode, converts image data sampled from a camera interface into RGB data and transmits the RGB data to SDRAM under the control of DMA; the other is C-port mode, where the image data is transferred to SDRAM in YCbCr4:2:0 or 4:2:2 format.
The video decoding controller U101 can decode the image data, identify row and field synchronization signals, and convert the image data into a video stream signal, so as to obtain data transmission convenience, thereby reducing the distortion of the data.
The video decoding controller U101 can convert 4-path input through different configurations of an internal register of the video decoding controller U101 through an I2C bus, the input can be 4-path CVBS or 2-path S video (Y/C) signals, and an 8-bit VPO bus is output and is in standard ITU 656 and YUV 4:2:2 formats.
The transceiver and RS-485 interface circuit 200 mainly comprises a transceiver U201 and an RS-485 interface, wherein the transceiver U201 is used for receiving and transmitting signals and has high anti-interference performance.
The RS-485 interface has a standard digital communication network and can effectively transmit video data signals under remote conditions and in environments with high electronic noise.
Specifically, the CCD image sensor is disposed in the camera, and is configured to acquire image data of the monitored object, convert the image data into RGB data, and output the RGB data to the video decoding controller U101.
The input end of the video decoding controller U101 is connected to the output end of the CCD image sensor, and is configured to receive image data (corresponding to RGB data), decode the image data, identify a row and field synchronization signal, convert the image data into a video stream signal convenient for transmission, and output the video stream signal to the transceiver U201.
An input terminal (corresponding to the RTS1/TXD2 terminal) of the transceiver U201 is connected to a signal output terminal (corresponding to the RTS1 terminal) of the video decoding controller U101, which is used for receiving a video stream signal and then outputting the video stream signal to the RS-485 interface.
One input end (corresponding to the RS485-A end) of the RS-485 interface is connected with one output end (corresponding to the A end) of the transceiver U101, the other input end (corresponding to the RS485-B end) of the RS-485 interface is connected with the other output end (corresponding to the B end) of the transceiver U101, and the RS-485 interface can transmit an input video stream signal to the server end or the client end.
By using the technical scheme, the video decoding controller U101 is used for decoding the image data and identifying the travel and field synchronization signals so as to obtain the video stream signal convenient to transmit, so that the transmission quality of the video signal is improved, and then the video stream signal is transmitted to the server end or the client end through the RS-485 interface, so that the problem of low definition of an image picture caused by high distortion of the video data can be effectively solved.
In some embodiments, in order to improve the quality of the input image data, a first resistor R101, a second resistor R102 and a third resistor R103 may be disposed in the image sampling and signal processing circuit 100, wherein the first resistor R101, the second resistor R102 and the third resistor R103 are connected in series.
The resistance of the first resistor R101 is selected to be 180 Ω, the resistance of the second resistor R102 is selected to be 56 Ω, and the resistance of the third resistor R103 is selected to be 51 Ω.
It should be noted that the image data acquired by the CCD image sensor is output in two paths.
Specifically, one end of the first resistor R101 is connected to an output end of the CCD image sensor, one end of the third resistor R103 is connected to a signal input end (corresponding to the AI21 end) of the video decoding controller U101, one path of image data acquired by the CCD image sensor passes through the first resistor R101, the second resistor R102 and the third resistor R103 and then is input to the video decoding controller U101, and the video decoding controller U101 decodes the image data, identifies row and field synchronization signals, and converts the image data into a video stream signal convenient for transmission.
In some embodiments, in order to improve the quality of the input image data, a first capacitor C101 and a second capacitor C102 may be disposed in the image sampling and signal processing circuit 100. The capacitance values of the first capacitor C101 and the second capacitor C102 are both 0.1 uF.
Specifically, the first capacitor C101 is connected in series with the second capacitor C102, one end of the first capacitor C101 is connected to a signal output end of the CCD image sensor through the first resistor R101, one end of the second capacitor C102 is connected to another signal input end (corresponding to the AI11 end) of the video decoding controller U101, one path of image data acquired by the CCD image sensor passes through the first resistor R101, the first capacitor C101 and the second capacitor C102 and then is input to the video decoding controller U101, and the video decoding controller U101 decodes the image data, identifies row and field synchronization signals, and converts the image data into a video stream signal convenient for transmission.
In some embodiments, in order to improve the quality of the input video stream signal, a sixteenth resistor R204 and a first transistor VT201 may be disposed in the transceiver and the RS-485 interface circuit 200, wherein the first transistor VT201 has an amplifying function and is an NPN-type transistor.
Specifically, a signal input terminal (corresponding to the DI terminal) of the transceiver U201 is connected to a signal output terminal (corresponding to the RTS1 terminal) of the video decoding controller U101 through a twelfth resistor R112 and a sixteenth resistor R204 connected in series, and the transceiver U201 is configured to receive a video stream signal output by the video decoding controller U101.
The base of the first triode VT201 is connected with the signal output end (corresponding to the RTS1 end) of the video decoding controller U101 through the twelfth resistor R112 and the seventeenth resistor R205 which are connected in series, the collector of the first triode VT201 is connected with the power supply end (corresponding to 5V) through the fifteenth resistor R203, and the emitter of the first triode VT201 is connected with the common end of the transceiver U201.
In some embodiments, the transceiver and the RS-485 interface circuit 200 are further provided with a first diode D201 and a thirteenth resistor R201. An anode of the first diode D201 is connected to one end of the thirteenth resistor R201, a cathode of the first diode D201 is connected to a power source terminal (corresponding to 3.3V), and another end of the thirteenth resistor R201 is coupled to a transmitting terminal (corresponding to the RO terminal) of the transceiver U201.
In some embodiments, the transceiver and RS-485 interface circuit 200 further includes a second diode D202 and a third diode D203, wherein a cathode of the second diode D202 is connected to the non-inverting input terminal (corresponding to the RS485-a terminal) of the RS-485 interface, an anode of the second diode D202 is connected to an anode of the third diode D203, and a cathode of the third diode D203 is connected to the inverting input terminal (corresponding to the RS485-B terminal) of the RS-485 interface. Namely, the transceiver U201 transmits the video stream signal input by the video decoding controller U101 to the server or the client through the RS-485 interface, which can effectively solve the problem of low definition of the image due to high distortion of the video data.
While the embodiments of the present invention have been described with reference to the accompanying drawings, the present invention is not limited to the above-described embodiments, which are merely illustrative and not restrictive, and many modifications may be made by one skilled in the art without departing from the spirit and scope of the present invention as defined in the appended claims.
Claims (6)
1. A video monitor is provided with:
an image sensor configured within the camera, the image sensor for acquiring image data;
the input end of the video decoding controller is connected with the output end of the image sensor, and the video decoding controller is used for receiving the image data and decoding the image data to obtain a video stream signal;
a transceiver, an input end of which is connected with a signal output end of the video decoding controller, the transceiver being used for receiving the video stream signal;
and the input end of the RS-485 interface is connected with the output end of the transceiver, and the RS-485 interface is used for transmitting the video stream signal to the server end.
2. The video monitor of claim 1, further comprising
A first resistor, a second resistor and a third resistor connected in series,
one end of the first resistor is connected with the output end of the image sensor, and one end of the third resistor is connected with a signal input end of the video decoding controller.
3. The video monitor of claim 2, further comprising
The video decoding controller comprises a first capacitor and a second capacitor which are connected in series, wherein one end of the first capacitor is connected with one end of a first resistor, and one end of the second capacitor is coupled to the other signal input end of the video decoding controller.
4. The video monitor of claim 1, further comprising
A first triode, the base of which is connected with the signal output end of the video decoding controller through a twelfth resistor,
and the collector electrode of the first triode is connected with a power supply end, and the emitter electrode of the first triode is connected with the common end of the transceiver.
5. The video monitor of claim 4, further comprising
A first diode and a thirteenth resistor, wherein the anode of the first diode is connected with one end of the thirteenth resistor, the cathode of the first diode is connected with a power supply end,
the other end of the thirteenth resistor is coupled to the transmitting end of the transceiver.
6. The video monitor of claim 5, further comprising
A second diode and a third diode, wherein the cathode of the second diode is connected with the non-inverting input end of the RS-485 interface,
and the anode of the second diode is connected with the anode of the third diode, and the cathode of the third diode is connected with the inverting input end of the RS-485 interface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202021403249.4U CN212211220U (en) | 2020-07-16 | 2020-07-16 | Video monitor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202021403249.4U CN212211220U (en) | 2020-07-16 | 2020-07-16 | Video monitor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN212211220U true CN212211220U (en) | 2020-12-22 |
Family
ID=73818954
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202021403249.4U Expired - Fee Related CN212211220U (en) | 2020-07-16 | 2020-07-16 | Video monitor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN212211220U (en) |
-
2020
- 2020-07-16 CN CN202021403249.4U patent/CN212211220U/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20110085036A1 (en) | High speed dome camera with optic-electric slip ring arrangement | |
| US9912905B2 (en) | Method and device for implementing analog high-definition image capturing | |
| US20050151835A1 (en) | Method and apparatus of transferring the desktop of PC to video communication terminal | |
| CN112383732B (en) | Resolution adaptive signal transmission system and method | |
| CN115296689B (en) | Full duplex transmitting and receiving circuit, serial circuit chip, electronic equipment and vehicle | |
| CN109495707B (en) | High-speed video acquisition and transmission method | |
| CN212211220U (en) | Video monitor | |
| US9432622B1 (en) | High-speed video interfaces, video endpoints, and related methods | |
| CN104883518A (en) | Low-cost small-sized thermal infrared imager | |
| CN217546051U (en) | Repeater and image transmission system | |
| US7268334B2 (en) | Image sensor device and a method for outputting digital signals | |
| US6754267B1 (en) | Image processing apparatus | |
| CN104065919B (en) | The method and device of long-distance transmissions digital video signal | |
| US20060221193A1 (en) | Visualizer and signal transmission method using low voltage differential signal technology | |
| CN113612938A (en) | Multi-type adaptive resolution image conversion method and device | |
| WO2020164314A1 (en) | Network camera, and recording and streaming system | |
| CN218634098U (en) | Camera for on-line data transmission | |
| CN104270554A (en) | Camera for high-definition CMOS endoscope | |
| CN110572603B (en) | Hard disk video recorder | |
| JP2000244796A (en) | Camera system | |
| KR100320151B1 (en) | Control Unit for Multi Image Signal Storage | |
| US20070280347A1 (en) | Video signal transmitting method | |
| CN101018313A (en) | A high-definition digital vidicon directly using the optical fiber image signal transmission | |
| CN214315252U (en) | MIPI signal receiving circuit and test equipment | |
| KR200182088Y1 (en) | Control unit for multi image signal storage |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20201222 |