CN211930796U - Bridging fault simulation device of optical router - Google Patents
Bridging fault simulation device of optical router Download PDFInfo
- Publication number
- CN211930796U CN211930796U CN202020568246.XU CN202020568246U CN211930796U CN 211930796 U CN211930796 U CN 211930796U CN 202020568246 U CN202020568246 U CN 202020568246U CN 211930796 U CN211930796 U CN 211930796U
- Authority
- CN
- China
- Prior art keywords
- branch
- output
- simulator
- multiplexer
- port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The utility model discloses a bridging fault simulation device of optical router, simulation multiplexer A is connected with 2 changeable the first branch road component of connecting, the first branch road component of connecting is connected to the input of alternative multiplexer 01, the output through the OR gate that the first branch road component of connecting connects from output port Q11 and output port Q32 carry out the output; the analog multiplexer B is connected with 2 switchable second connecting branch members, the second connecting branch members are connected to the input of the alternative multiplexer 02, and the output is output from the output port Q21 and the output port Q31 through the or gates connected by the second connecting branch members, so that a single bridge fault of the MRR due to thermal sensitivity can be effectively simulated, which plays an important role in improving the reliability of the network on chip.
Description
Technical Field
The utility model relates to an optical router field especially relates to an optical router's bridging fault analogue means.
Background
At present, a network on chip is used as a product of integrated circuit development, and becomes a main stream communication architecture of a multi-core and multi-core system on chip, and a router is used as a data receiving and transmitting medium to provide communication among a plurality of functional modules, so that time delay is reduced, power consumption is reduced, system performance is improved, and the requirement of the multi-core system on communication efficiency is met. However, the reduction of feature size, the increase of integration density, and the like all cause the chip to face serious reliability problems.
The integration level of a chip is continuously improved, the number of transistors which can be integrated by a single chip and the total area of the chip are increased, so that more defects occur inside the chip, and because MRR is sensitive to high fluctuation of temperature, the MRR is easy to generate bridging faults, the existing optical router cannot effectively simulate the bridging faults, so that the network on the chip faces serious reliability problems.
SUMMERY OF THE UTILITY MODEL
An object of the utility model is to provide an optical router's bridging fault analogue means, it is sensitive to the high fluctuation of temperature to aim at the MRR who solves among the prior art, and MRR takes place bridging trouble easily, and current optical router can not effectively carry out bridging fault simulation for network on chip faces the technical problem of serious reliability problem.
In order to achieve the above object, in a first aspect, the present invention provides a bridging fault simulation apparatus for an optical router, including four input ports, four output ports and eight simulators, where the four input ports are respectively a first input port, a second input port, a third input port and a fourth input port, and the four output ports are respectively a first output port, a second output port, a third output port and a fourth output port; the eight simulators are respectively a first simulator, a second simulator, a third simulator, a fourth simulator, a fifth simulator, a sixth simulator, a seventh simulator and an eighth simulator, the first simulator is connected with the first input port and connected with the first output port and the third output port, the second simulator is connected with the first input port and connected with the second output port and the third output port, the third simulator is connected with the second input port and connected with the second output port and the third output port, the fourth simulator is connected with the second input port and connected with the second output port and the fourth output port, the fifth simulator is connected with the third input port and connected with the second output port and the fourth output port, and the sixth simulator is connected with the third input port, and is connected to the first output port and the fourth output port, the seventh simulator is connected to the fourth input port, and is connected to the first output port and the fourth output port, and the eighth simulator is connected to the fourth input port, and is connected to the first output port and the third output port.
The first input port comprises an input port D11 and the input port D12, the input port D11 is connected with the second simulator, the input port D12 is connected with the first simulator;
the first simulator comprises a simulation multiplexer A, an output branch ao1, an output branch ao2, a connection branch a1, a connection branch a2, an alternative multiplexer 01 and a connection branch a3, wherein the input of the simulation multiplexer A is connected with the input port D12, the output branch ao1 is connected with the simulation multiplexer A, one end of the output branch ao2 is connected with the simulation multiplexer A, the other end of the output branch ao2 is connected with the third output port Q31, the output branch ao1 is connected with two branches of the connection branch a1 and the connection branch a2, the alternative multiplexer 01 is connected with the connection branch a1 and is connected with the connection branch a2, one end of the connection branch a3 is connected with the alternative multiplexer 01, and the other end of the connection branch a3 is connected with the second output port; the first output port comprises an output port Q11 and an output port Q12, the output port Q11 is connected to the first simulator with the connection branch a3 and to the seventh simulator, and the output port Q12 is connected to the sixth simulator and to the eighth simulator.
The second simulator comprises an analog multiplexer B, an output branch bo1, an output branch bo2, a connection branch B1, a connection branch B2, an alternative multiplexer 02 and a connection branch B3, wherein the analog multiplexer B is connected with the input port D11, the output branch bo1 is connected with the analog multiplexer B, one end of the output branch bo2 is connected with the analog multiplexer B, the other end of the output branch bo2 is connected with the third output port Q31, the connection branch B1 is connected with the output branch bo1, the connection branch B2 is connected with the output branch bo1, the alternative multiplexer 02 is connected with the connection branch B1 and is connected with the connection branch B2, one end of the connection branch B3 is connected with the alternative multiplexer 02, and the other end of the connection branch B3 is connected with the second output port; the second output port comprises an output port Q21 and an output port Q22, the output port Q21 is connected with the connecting branch b3 to the second simulator and to the fourth simulator, and the output port Q22 is connected with the third simulator and to the fifth simulator.
The second input port comprises an input port D21 and the input port D22, the input port D21 is connected with the fourth simulator, the input port D22 is connected with the third simulator;
the third simulator comprises a simulation multiplexer C, an output branch co1, an output branch co2, a connection branch C1, a connection branch C2, an alternative multiplexer 03 and a connection branch C3, the simulation multiplexer C is connected with the input port D22, the output branch co1 is connected with the simulation multiplexer C, one end of the output branch co2 is connected with the simulation multiplexer C, the other end of the output branch co2 is connected with the second output port Q22, the connection branch C1 is connected with the output branch co1, the connection branch C2 is connected with the output branch co1, the alternative multiplexer 03 is connected with the connection branch C1 and is connected with the connection branch C2, one end of the connection branch C3 is connected with the alternative multiplexer 03, and the other end of the connection branch C32; the third output port comprises an output port Q31 and an output port Q32, the output port Q31 is connected to the eighth simulator with the connecting branch h3 and to the second simulator, and the output port Q32 is connected to the first simulator and to the third simulator.
The fourth simulator comprises a simulation multiplexer D, an output branch do1, an output branch do2, a connection branch D1, a connection branch D2, an alternative multiplexer 04 and a connection branch D3, the simulation multiplexer D is connected with the input port D21, the output branch do1 is connected with the simulation multiplexer D, one end of the output branch do2 is connected with the simulation multiplexer D, the other end of the output branch do2 is connected with the second output port Q21, the connection branch D1 is connected with the output branch do1, the connection branch D2 is connected with the output branch do1, the alternative multiplexer 04 is connected with the connection branch D1 and is connected with the connection branch D2, one end of the connection branch D3 is connected with the alternative multiplexer 04, and the other end of the connection branch D3 is connected with the fourth output port; the fourth output port comprises an output port Q41 and an output port Q42, the output port Q42 is connected with the connecting branch d3 to the fourth simulator and to the sixth simulator, and the output port Q41 is connected with the fifth simulator and to the seventh simulator.
The third input port comprises an input port D31 and the input port D32, the input port D31 is connected with the fifth simulator, the input port D32 is connected with the sixth simulator;
the fifth simulator comprises a simulation multiplexer E, an output branch eo1, an output branch eo2, a connection branch E1, a connection branch E2, an alternative multiplexer 05 and a connection branch E3, the simulation multiplexer E is connected with the input port D31, the output branch eo1 is connected with the simulation multiplexer E, one end of the output branch eo2 is connected with the simulation multiplexer E, the other end of the output branch eo2 is connected with the fourth output port Q41, the connection branch E1 is connected with the output branch eo1, the connection branch E2 is connected with the output branch eo1, the alternative multiplexer 05 is connected with the connection branch E1 and is connected with the connection branch E2, one end of the connection branch E3 is connected with the alternative multiplexer 05, and the other end of the connection branch E22 is connected with the output port Q22.
The sixth simulator includes an analog multiplexer F, an output branch fo1, an output branch fo2, a connection branch F1, a connection branch F2, an alternative multiplexer 06, and a connection branch F3, the analog multiplexer F is connected to the input port D32, the output branch fo1 is connected to the analog multiplexer F, one end of the output branch fo2 is connected to the analog multiplexer F, and the other end is connected to the fourth output port Q42, the connection branch F1 is connected to the output branch fo1, the connection branch F2 is connected to the output branch fo1, the alternative multiplexer 06 is connected to the connection branch F1, and is connected to the connection branch F2, one end of the connection branch F3 is connected to the alternative multiplexer 06, and the other end is connected to the first output port Q12.
The fourth input port comprises an input port D41 and the input port D42, the input port D41 is connected with the seventh simulator, the input port D42 is connected with the eighth simulator;
the seventh simulator comprises a simulation multiplexer G, an output branch go1, an output branch go2, a connection branch G1, a connection branch G2, an alternative multiplexer 07 and a connection branch G3, the simulation multiplexer G is connected with the input port D41, the output branch go1 is connected with the simulation multiplexer G, one end of the output branch go2 is connected with the simulation multiplexer G, the other end of the output branch go2 is connected with the output port Q11, the connection branch G1 is connected with the output branch go1, the connection branch G2 is connected with the output branch 1, the alternative multiplexer 07 is connected with the connection branch G1 and is connected with the connection branch G2, one end of the connection branch G3 is connected with the alternative multiplexer 07, and the other end of the connection branch is connected with the output port Q41.
The eighth simulator comprises a simulation multiplexer H, an output branch ho1, an output branch ho2, a connection branch H1, a connection branch H2, an alternative multiplexer 08 and a connection branch H3, the simulation multiplexer H is connected with the input port D42, the output branch ho1 is connected with the simulation multiplexer H, one end of the output branch ho2 is connected with the simulation multiplexer H, the other end of the output branch ho is connected with the output port Q12, the connection branch H1 is connected with the output branch ho1, the connection branch H2 is connected with the output branch ho1, the alternative multiplexer 08 is connected with the connection branch H1 and connected with the connection branch H2, one end of the connection branch H3 is connected with the alternative multiplexer 08, and the other end of the connection branch H31 is connected with the output port Q31.
In a second aspect, the present invention provides a method for simulating a bridge fault of an optical router, including:
acquiring a control signal;
identifying the resonance state according to the control signal, and when the obtained control signal is 1, selecting branch a01 to output the signal: when the obtained control signal is 0, the control signal is in an un-resonance state, and the branch a02 is selected for signal output;
and identifying a fault state according to the state signal, and selecting the branch a1 to output a signal when the obtained state signal is 1 and the fault state is the fault state: when the acquired status signal is 0, the state is normal, and branch a2 is selected to output the signal.
The utility model discloses a bridging fault simulation device of optical router, simulation multiplexer A is connected with 2 changeable the first branch road component of connecting, the first branch road component of connecting is connected to the input of alternative multiplexer 01, and output is exported from output port Q11 and output port Q32 through the OR gate that the first branch road component of connecting connects;
the analog multiplexer B is connected with 2 switchable second connecting branch members, the second connecting branch members are connected to the input of the alternative multiplexer 02, and the output is output from the output port Q21 and the output port Q31 through the or gates connected by the second connecting branch members, so that a single bridge fault of the MRR due to thermal sensitivity can be effectively simulated, which plays an important role in improving the reliability of the network on chip.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without creative efforts.
Fig. 1 is a schematic structural diagram of a bridge fault simulation apparatus of an optical router according to the present invention.
FIG. 2 shows the bridging fault model of the present invention, where sent Bit1, Bit0 is (10) received Bit1, and Bit0 is (01).
Fig. 3 is the utility model discloses a bridge fault model: when Bit1 is transmitted, Bit0 is (01) reception is Bit1, and Bit0 is (10).
Fig. 4 is a schematic diagram of an optical router according to embodiment 1 of the present invention.
Fig. 5 is a flow chart of a bridging fault simulation method of the present invention.
In fig. 1: 1-first simulator, 2-second simulator, 3-third simulator, 4-fourth simulator, 5-fifth simulator, 6-sixth simulator, 7-seventh simulator, 8-eighth simulator, D1-first input port, D2-second input port, D3-third input port, D4-fourth input port, Q1-first input port, Q2-second input port, Q3-third input port, Q4-fourth input port.
Detailed Description
Reference will now be made in detail to embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the same or similar elements or elements having the same or similar function throughout. The embodiments described below with reference to the drawings are exemplary and intended to be used for explaining the present invention, and should not be construed as limiting the present invention.
In a first example of the present embodiment:
referring to fig. 1 to 5, the present invention provides a bridging fault simulation apparatus for an optical router, including four input ports, four output ports and eight simulators, the four input ports are respectively a first input port D1, a second input port D2, a third input port D3 and a fourth input port D4, and the four output ports are respectively a first output port Q1, a second output port Q2, a third output port Q3 and a fourth output port Q4; eight of the simulators are a first simulator 1, a second simulator 2, a third simulator 3, a fourth simulator 4, a fifth simulator 5, a sixth simulator 6, a seventh simulator 7 and an eighth simulator 8,
the first simulator 1 is connected to the first input port D1, the first output port Q1 and the third output port Q3, the second simulator 2 is connected to the first input port D1, the second output port Q2 and the third output port Q3, the third simulator 3 is connected to the second input port D2, the second output port Q2 and the third output port Q3, the fourth simulator 4 is connected to the second input port D2, the second output port Q2 and the fourth output port Q4, the fifth simulator 5 is connected to the third input port D3, the second output port Q2 and the fourth output port Q4, the sixth simulator 6 is connected to the third input port D3, the first output port Q1 and the fourth output port Q4, the seventh simulator 7 is connected to the fourth input port D4, the first output port Q1, and the fourth output port Q4, and the eighth simulator 8 is connected to the fourth input port D4, the first output port Q1, and the third output port Q3;
the first input port D1 includes an input port D11 and the input port D12, the input port D11 is connected with the second simulator 2, the input port D12 is connected with the first simulator 1; the first simulator 1 comprises a simulation multiplexer a, an output branch ao1, an output branch ao2, a connection branch a1, a connection branch a2, an alternative multiplexer 01 and a connection branch a3, wherein an input of the simulation multiplexer a is connected with the input port D12, the output branch ao1 is connected with the simulation multiplexer a, one end of the output branch ao2 is connected with the simulation multiplexer a, the other end of the output branch ao2 is connected with the third output port, the output branch ao1 is connected with two branches of a connection branch a1 and a connection branch a2, the alternative multiplexer 01 is connected with the connection branch a1 and is connected with the connection branch a2, one end of the connection branch a3 is connected with the alternative multiplexer 01, and the other end of the connection branch a3 is connected with the second output port; the first output port Q1 includes an output port Q11 and an output port Q12, the output port Q11 and the connecting branch a3 are connected to the first simulator and the seventh simulator, and the output port Q12 and the sixth simulator are connected and the eighth simulator.
Further, the second simulator 2 includes a simulation multiplexer B, an output branch bo1, an output branch bo2, a connection branch B1, a connection branch B2, an alternative multiplexer 02, and a connection branch B3, the analog multiplexer B is connected to the input port D11, the output branch bo1 is connected to the analog multiplexer B, one end of the output branch bo2 is connected to the analog multiplexer B, and the other end is connected with the third output port, the connecting branch b1 is connected with the output branch bo1, the connection branch b2 is connected to the output branch bo1, the one-out multiplexer 02 is connected to the connection branch b1, and is connected with the connection branch b2, one end of the connection branch b3 is connected with the one-of-two multiplexer 02, and the other end is connected with the second output port; the second output port comprises an output port Q21 and an output port Q22, the output port Q21 is connected with the connecting branch b3 to the second simulator and to the fourth simulator, and the output port Q22 is connected with the third simulator and to the fifth simulator.
The second input port comprises an input port D21 and the input port D22, the input port D21 is connected with the fourth simulator, the input port D22 is connected with the third simulator; the third simulator comprises an analog multiplexer C, an output branch co1, an output branch co2, a connecting branch C1, a connecting branch C2, an alternative multiplexer 03 and a connecting branch C3, the analog multiplexer C is connected with the input port D22, the output branch co1 is connected with the analog multiplexer C, one end of the output branch co2 is connected with the analog multiplexer C and the other end is connected with the second output port, the connecting branch C1 is connected with the output branch co1, the connecting branch C2 is connected with the output branch 1, the alternative multiplexer 03 is connected with the connecting branch C1 and is connected with the connecting branch C2, one end of the connecting branch C3 is connected with the alternative multiplexer 03 and the other end is connected with the output port Q32; the third output port comprises an output port Q31 and an output port Q32, the output port Q32 is connected to the third simulator with the connection branch c3 and is connected to the first simulator, and the output port Q31 is connected to the second simulator and is connected to the eighth simulator.
Further, the fourth simulator includes a simulation multiplexer D, an output branch do1, an output branch do2, a connection branch D1, a connection branch D2, an alternative multiplexer 04, and a connection branch D3, the simulation multiplexer D is connected to the input port D21, the output branch do1 is connected to the simulation multiplexer D, one end of the output branch do2 is connected to the simulation multiplexer D, and the other end of the output branch is connected to the second output port, the connection branch D1 is connected to the output branch do1, the connection branch D2 is connected to the output branch do1, the alternative multiplexer 04 is connected to the connection branch D1, and is connected to the connection branch D2, one end of the connection branch D3 is connected to the alternative multiplexer 04, and the other end of the connection branch D is connected to the fourth output port; the fourth output port comprises an output port Q41 and an output port Q42, the output port Q42 is connected with the connecting branch d3 to the fourth simulator and to the sixth simulator, and the output port Q41 is connected with the fifth simulator and to the seventh simulator.
The third input port comprises an input port D31 and the input port D32, the input port D31 is connected with the fifth simulator, the input port D32 is connected with the sixth simulator; the fifth simulator comprises a simulation multiplexer E, an output branch eo1, an output branch eo2, a connection branch E1, a connection branch E2, an alternative multiplexer 05 and a connection branch E3, the simulation multiplexer E is connected with the input port D31, the output branch eo1 is connected with the simulation multiplexer E, one end of the output branch eo2 is connected with the simulation multiplexer E, the other end of the output branch eo2 is connected with the fourth output port, the connection branch E1 is connected with the output branch eo1, the connection branch E2 is connected with the output branch eo1, the alternative multiplexer 05 is connected with the connection branch E1 and is connected with the connection branch E2, one end of the connection branch E3 is connected with the alternative multiplexer 05, and the other end of the connection branch E22.
Further, the sixth simulator comprises an analog multiplexer F, an output branch fo1, an output branch fo2, a connecting branch F1, a connecting branch F2, an alternative multiplexer 06, and a connecting branch F3, the analog multiplexer F is connected to the input port D32, the output branch fo1 is connected to the analog multiplexer F, one end of the output branch fo2 is connected to the analog multiplexer F, and the other end is connected with the fourth output port Q42, the connecting branch f1 is connected with the output branch fo1, the connecting branch f2 is connected to the output branch fo1, the one-out multiplexer 06 is connected to the connecting branch f1, and is connected to the connection branch f2, one end of the connection branch f3 is connected to the one-of-two multiplexer 06, and the other end is connected to the first output port Q12.
The fourth input port comprises an input port D41 and the input port D42, the input port D41 is connected with the seventh simulator, the input port D42 is connected with the eighth simulator; the seventh simulator comprises a simulation multiplexer G, an output branch go1, an output branch go2, a connection branch G1, a connection branch G2, an alternative multiplexer 07 and a connection branch G3, the simulation multiplexer G is connected with the input port D41, the output branch go1 is connected with the simulation multiplexer G, one end of the output branch go2 is connected with the simulation multiplexer G, the other end of the output branch go2 is connected with the output port Q11, the connection branch G1 is connected with the output branch go1, the connection branch G2 is connected with the output branch 1, the alternative multiplexer 07 is connected with the connection branch G1 and is connected with the connection branch G2, one end of the connection branch G3 is connected with the alternative multiplexer 07, and the other end of the connection branch is connected with the output port Q41.
Further, the eighth simulator includes a simulation multiplexer H, an output branch ho1, an output branch ho2, a connection branch H1, a connection branch H2, an alternative multiplexer 08, and a connection branch H3, the simulation multiplexer H is connected to the input port D42, the output branch ho1 is connected to the simulation multiplexer H, one end of the output branch ho2 is connected to the simulation multiplexer H, and the other end of the output branch ho is connected to the output port Q12, the connection branch H1 is connected to the output branch ho1, the connection branch H2 is connected to the output branch ho1, the alternative multiplexer 08 is connected to the connection branch H1, and is connected to the connection branch H2, one end of the connection branch H3 is connected to the alternative multiplexer 08, and the other end of the connection branch H3 is connected to the output port Q31. A method for simulating a bridging fault of an optical router comprises the following steps:
s901: acquiring a control signal;
s902: identifying the resonance state according to the control signal, and when the obtained control signal is 1, selecting branch a01 to output the signal: when the obtained control signal is 0, the control signal is in an un-resonance state, the branch a02 is selected for signal output, and the rest is done;
s903: and identifying a fault state according to the state signal, and selecting the branch a1 to output a signal when the obtained state signal is 1 and the fault state is the fault state: when the acquired state signal is 0, the state is normal, branch a2 is selected for signal output, and so on.
In this embodiment, the present embodiment provides a bridging fault simulation apparatus for an optical router, where the bridging fault simulation apparatus is configured to simulate a single fault occurring in a micro-ring resonator in the optical router, and the bridging fault simulation apparatus for the optical router includes 8 simulation subunits, an input port of the fault simulation subunit simulates a signal input port of the optical router, and an output port of the fault simulation subunit simulates a signal output port of the optical router.
The bridging fault simulation subunit is a plurality of multiplexers, and the multiplexers are used for simulating the resonance state and the normal state and the fault state of the micro-ring resonator.
Specifically, the bridging fault simulation subunit is used for simulating a signal input port and a signal output port of the optical router respectively; the input ports D12 and D11 of the first simulator 1 and the second simulator 2 are connected with input signals of the analog multiplexer A and the multiplexer B; the analog multiplexer a is connected with 2 switchable output branches ao1 and the output branch ao2, the output branch ao1 is connected to the input of the alternative multiplexer 01 through the connection branch a1 and the connection branch a2, the output is output from the output port Q11 through an or gate connected by the connection branch a3, and the output branch ao2 is output from the output port Q32 through another or gate; the analog multiplexer B is connected with 2 switchable output branches bo1 and the output branch bo2, the output branch bo1 is connected to the input of the alternative multiplexer 02 through the output branch B1 and the output branch B2, the output is output from the output port Q21 through an or gate connected by a branch B3, and the output branch bo2 is output from the output port Q31 through another or gate; wherein said first simulator 1 and said second simulator 2 are operable to simulate a bridging fault.
Further, the resonance state of the analog multiplexer is controlled by a micro-ring resonator control signal ctr _ i, which simulates a one-out-of-two multiplexer failure state, where i is a positive integer (i < 9).
As shown in fig. 4, a 4 × 4 optical router structure composed of 4 waveguides and 8 MRRs; the fault simulation device as in fig. 1 is composed of 4 input ports D1, D2, D3, D4 and four output ports Q1, Q2, Q3, Q4, wherein D11, D12 simulate optical signals input by the D1 port, D21, D22, D31, D32, D41, D42 simulate optical signals input by the D2, D3, D4 ports respectively, Q11, Q12 simulate optical signals output by the Q1 port, Q21, Q22, Q31, Q32, Q41, Q42 simulate optical signals output by the Q2, Q3, Q4 ports respectively; wherein A, B, C, D, E, F, G, H represents a multiplexer of the fault simulation subunit, wherein the control signals ctr _1, ctr _2, ctr _3, ctr _4, ctr _5, ctr _6, ctr _7 and ctr _8 are respectively used in the fault simulation device to control the resonance state of the analog micro-ring resonator, and are valid when ctr _ i is 1(i <9), that is, the analog micro-ring resonator is in the resonance state; wherein 01, 02, 03, 04, 05, 06, 07, 08 represents an alternative multiplexer of the failure simulation subunit, wherein the control signals ctr1, ctr2, ctr3, ctr4, ctr5, ctr6, ctr7, ctr8 are respectively used for controlling the failure state of the analog micro-ring resonator in the failure simulation device, and when ctri is 1(i <9), the control signals are effective, that is, the analog micro-ring resonator is in the failure state, and the function of the control signals is equivalent to adding an inverter to the input of the original control signals.
Further, under the condition that a certain micro-ring resonator is known to be in a single fault, the input control signal ctr _ i of the remaining 7 micro-ring resonators is defined to be 0, which indicates that the MRR is in an un-resonant state; the input status signal ctri is 0, indicating that MRR is in a no fault state; the circuit is subjected to class 2 and 3 fault simulations for known single fault conditions, respectively. The following describes the bridging fault simulation apparatus of the optical router with reference to a specific case.
The circuit performs fault simulation under the condition of single fault, and randomly selects one from 8 modules to generate single fault, taking the first simulator 1 and the second simulator 2 in fig. 1 as an example: if ctr _1 is 0, it indicates that the first simulator 1 is in a non-resonant state, ctr _2 is 1, it indicates that the second simulator 2 is in a resonant state, and the input state signals ctr1 and ctr2 are simultaneously 0, which indicates that the module is in a normal operating state, at this time, if ctr2 is set to 1, other control signals are unchanged, that is, the second simulator 2 is in a fault state, which can be used to simulate the class 2 bridge fault; if ctr _1 is 1, it indicates that the first simulator 1 is in a resonant state, ctr _2 is 0, it indicates that the second simulator 2 is in an un-resonant state, and the input state signals ctr1 and ctr2 are simultaneously 0, which indicates that the module is in a normal operating state, at this time, if ctr1 is set to 1, other control signals are unchanged, that is, the first simulator 1 is in a fault state, which can be used to simulate the class 3 bridge fault; the other simulators are the same;
the circuit simulates the type 2 fault and the type 3 fault for the third fault simulating component to the eighth fault simulating component when performing bridge fault simulation under single fault conditions, respectively, in the same way as the first simulator 1 and the second simulator 2, and so on.
The output is represented by logic 1 when the optical signal is detected and represented by logic 0 when the optical signal is not detected, and the resonance state and the fault state of the micro-ring resonator are simulated by the multiplexer respectively. For the two input ports D11 and D12 of which input signals to the first simulator 1 and the second simulator 2 are D1 ports, output signals are output from the output port Q1, the output port Q2 and the output port Q3 through or gates, respectively. The same applies to the rest of the modules.
The bridge fault simulation device of the embodiment also needs a plurality of intermediate variables for representing transmission among various signals during construction, the input control signal ctr _1 and the state signal ctr1 are used for realizing fault simulation, the input signal of the D12 port is input, when the control signal ctr _1 of the multiplexer A is equal to 1, the signal is output from the output branch a01, the simulated output is when the micro-ring resonator is in resonance, when the control signal ctr _1 is equal to 0, the signal is output from the output branch a02, the simulated output is when the micro-ring resonator is not in resonance; the connection branch a1 and the connection branch a2 are used for representing two signal output ports of the alternative multiplexer 01, when a state signal ctr1 of the multiplexer 01 is equal to 0, a signal of the output branch a01 is output through the connection branch a2, when the simulation is output when the micro-ring resonator is not in fault, when ctr1 is equal to 1, a signal of the output branch a01 is output through the connection branch a1, when the simulation is output when the micro-ring resonator is in fault, and an inverter in the connection branch a1 is used for simulating signal value change before and after the fault; the connection branch a3 simulates the output of the alternative multiplexer 01, and the signal of the first simulator 1 is output through this branch. The intermediate variables of the remaining modules are analogized in the same way.
For the output port Q11 and the output port Q12 of the output port Q1, the Q11 output port signal is obtained by the connection branch a3 of the first simulator 1 and the output branch g02 of the seventh fault simulation component through an or gate, and the Q12 output port signal is obtained by the connection branch f3 of the sixth fault simulation component and the output branch h02 of the eighth fault simulation component through an or gate; similarly, the output ports Q1, Q3 and Q4 are also obtained by passing the output signals of the two output signal corresponding modules through an or gate. Fig. 4 is a schematic diagram of an optical router according to embodiment 1.
In summary, the present embodiment provides a bridging fault simulation apparatus for an optical router, where the whole router is designed to be composed of n micro-ring resonator fault simulation subunits connected to each other, and the apparatus can perform bridging fault simulation detection under a single fault condition, randomly generate a micro-ring resonator fault, and then detect faults occurring under two types of bridging faults, respectively. The utility model discloses can simulate MRR effectively because the single bridging trouble that the thermal sensitivity caused, will play important role in the reliability that improves the network on chip.
While the invention has been described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention.
Claims (8)
1. A bridging fault simulation device of an optical router is characterized by comprising four input ports, four output ports and eight simulators, wherein the four input ports are respectively a first input port, a second input port, a third input port and a fourth input port, and the four output ports are respectively a first output port, a second output port, a third output port and a fourth output port; the eight simulators are respectively a first simulator, a second simulator, a third simulator, a fourth simulator, a fifth simulator, a sixth simulator, a seventh simulator and an eighth simulator, the first simulator is connected with the first input port and connected with the first output port and the third output port, the second simulator is connected with the first input port and connected with the second output port and the third output port, the third simulator is connected with the second input port and connected with the second output port and the third output port, the fourth simulator is connected with the second input port and connected with the second output port and the fourth output port, the fifth simulator is connected with the third input port and connected with the second output port and the fourth output port, and the sixth simulator is connected with the third input port, the seventh simulator is connected with the fourth input port, the first output port and the fourth output port, the eighth simulator is connected with the fourth input port, the first output port and the third output port;
the first input port comprises an input port D11 and the input port D12, the input port D11 is connected with the second simulator, the input port D12 is connected with the first simulator;
the first simulator comprises an analog multiplexer a, an output branch ao1, an output branch ao2, a connecting branch a1, a connecting branch a2, an alternative multiplexer 01 and a connecting branch a3, wherein the input of the analog multiplexer a is connected with the input port D12, the output branch ao1 is connected with the analog multiplexer a, one end of the output branch ao2 is connected with the analog multiplexer a, the other end of the output branch ao2 is connected with the third output port, the output branch ao1 is connected with two branches of a connecting branch a1 and a connecting branch a2, the alternative multiplexer 01 is connected with the connecting branch a1 and is connected with the connecting branch a2, one end of the connecting branch a3 is connected with the alternative multiplexer 01, and the other end of the connecting branch a3 is connected with the second output port;
the first output port comprises an output port Q11 and an output port Q12, the output port Q11 is connected to the first simulator with the connection branch a3 and to the seventh simulator, and the output port Q12 is connected to the sixth simulator and to the eighth simulator.
2. The bridge failure simulation apparatus of an optical router of claim 1,
the second simulator comprises an analog multiplexer B, an output branch bo1, an output branch bo2, a connection branch B1, a connection branch B2, an alternative multiplexer 02 and a connection branch B3, wherein the analog multiplexer B is connected with the input port D11, the output branch bo1 is connected with the analog multiplexer B, one end of the output branch bo2 is connected with the analog multiplexer B, the other end of the output branch bo2 is connected with the third output port, the connection branch B1 is connected with the output branch bo1, the connection branch B2 is connected with the output branch bo1, the alternative multiplexer 02 is connected with the connection branch B1 and is connected with the connection branch B2, one end of the connection branch B3 is connected with the alternative multiplexer 02, and the other end of the connection branch B3 is connected with the second output port;
the second output port comprises an output port Q21 and an output port Q22, the output port Q21 is connected with the connecting branch b3 to the second simulator and to the fourth simulator, and the output port Q22 is connected with the third simulator and to the fifth simulator.
3. The bridge failure simulation apparatus of an optical router of claim 2,
the second input port comprises an input port D21 and the input port D22, the input port D21 is connected with the fourth simulator, the input port D22 is connected with the third simulator;
the third simulator comprises an analog multiplexer C, an output branch co1, an output branch co2, a connecting branch C1, a connecting branch C2, an alternative multiplexer 03 and a connecting branch C3, the analog multiplexer C is connected with the input port D22, the output branch co1 is connected with the analog multiplexer C, one end of the output branch co2 is connected with the analog multiplexer C and the other end is connected with the second output port, the connecting branch C1 is connected with the output branch co1, the connecting branch C2 is connected with the output branch 1, the alternative multiplexer 03 is connected with the connecting branch C1 and is connected with the connecting branch C2, one end of the connecting branch C3 is connected with the alternative multiplexer 03 and the other end is connected with the output port Q32;
the third output port comprises an output port Q31 and an output port Q32, the output port Q32 is connected to the third simulator with the connection branch c3 and is connected to the first simulator, and the output port Q31 is connected to the second simulator and is connected to the eighth simulator.
4. The bridge failure simulation apparatus of an optical router of claim 3,
the fourth simulator comprises a simulation multiplexer D, an output branch do1, an output branch do2, a connecting branch D1, a connecting branch D2, an alternative multiplexer 04 and a connecting branch D3, the simulation multiplexer D is connected with the input port D21, the output branch do1 is connected with the simulation multiplexer D, one end of the output branch do2 is connected with the simulation multiplexer D, the other end of the output branch do2 is connected with the second output port, the connecting branch D1 is connected with the output branch do1, the connecting branch D2 is connected with the output branch do1, the alternative multiplexer 04 is connected with the connecting branch D1 and is connected with the connecting branch D2, one end of the connecting branch D3 is connected with the alternative multiplexer 04, and the other end of the connecting branch D3 is connected with the fourth output port;
the fourth output port comprises an output port Q41 and an output port Q42, the output port Q42 is connected with the connecting branch d3 to the fourth simulator and to the sixth simulator, and the output port Q41 is connected with the fifth simulator and to the seventh simulator.
5. The bridge failure simulation apparatus of an optical router of claim 4,
the third input port comprises an input port D31 and the input port D32, the input port D31 is connected with the fifth simulator, the input port D32 is connected with the sixth simulator;
the fifth simulator comprises a simulation multiplexer E, an output branch eo1, an output branch eo2, a connection branch E1, a connection branch E2, an alternative multiplexer 05 and a connection branch E3, the simulation multiplexer E is connected with the input port D31, the output branch eo1 is connected with the simulation multiplexer E, one end of the output branch eo2 is connected with the simulation multiplexer E, the other end of the output branch eo2 is connected with the fourth output port, the connection branch E1 is connected with the output branch eo1, the connection branch E2 is connected with the output branch eo1, the alternative multiplexer 05 is connected with the connection branch E1 and is connected with the connection branch E2, one end of the connection branch E3 is connected with the alternative multiplexer 05, and the other end of the connection branch E22.
6. The bridge failure simulation apparatus of an optical router of claim 5,
the sixth simulator includes a simulation multiplexer F, an output branch fo1, an output branch fo2, a connection branch F1, a connection branch F2, an alternative multiplexer 06, and a connection branch F3, the simulation multiplexer F is connected to the input port D32, the output branch fo1 is connected to the simulation multiplexer F, one end of the output branch fo2 is connected to the simulation multiplexer F, and the other end is connected to the fourth output port, the connection branch F1 is connected to the output branch fo1, the connection branch F2 is connected to the output branch fo1, the alternative multiplexer 06 is connected to the connection branch F1, and is connected to the connection branch F2, one end of the connection branch F3 is connected to the alternative multiplexer 06, and the other end is connected to the first output port Q12.
7. The bridge failure simulation apparatus of an optical router of claim 6,
the fourth input port comprises an input port D41 and the input port D42, the input port D41 is connected with the seventh simulator, the input port D42 is connected with the eighth simulator;
the seventh simulator comprises a simulation multiplexer G, an output branch go1, an output branch go2, a connection branch G1, a connection branch G2, an alternative multiplexer 07 and a connection branch G3, the simulation multiplexer G is connected with the input port D41, the output branch go1 is connected with the simulation multiplexer G, one end of the output branch go2 is connected with the simulation multiplexer G, the other end of the output branch go2 is connected with the output port Q11, the connection branch G1 is connected with the output branch go1, the connection branch G2 is connected with the output branch 1, the alternative multiplexer 07 is connected with the connection branch G1 and is connected with the connection branch G2, one end of the connection branch G3 is connected with the alternative multiplexer 07, and the other end of the connection branch is connected with the output port Q41.
8. The bridge failure simulation apparatus of an optical router of claim 7,
the eighth simulator comprises a simulation multiplexer H, an output branch ho1, an output branch ho2, a connection branch H1, a connection branch H2, an alternative multiplexer 08 and a connection branch H3, the simulation multiplexer H is connected with the input port D42, the output branch ho1 is connected with the simulation multiplexer H, one end of the output branch ho2 is connected with the simulation multiplexer H, the other end of the output branch ho is connected with the output port Q12, the connection branch H1 is connected with the output branch ho1, the connection branch H2 is connected with the output branch ho1, the alternative multiplexer 08 is connected with the connection branch H1 and connected with the connection branch H2, one end of the connection branch H3 is connected with the alternative multiplexer 08, and the other end of the connection branch H31 is connected with the output port Q31.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202020568246.XU CN211930796U (en) | 2020-04-16 | 2020-04-16 | Bridging fault simulation device of optical router |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202020568246.XU CN211930796U (en) | 2020-04-16 | 2020-04-16 | Bridging fault simulation device of optical router |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN211930796U true CN211930796U (en) | 2020-11-13 |
Family
ID=73327861
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202020568246.XU Active CN211930796U (en) | 2020-04-16 | 2020-04-16 | Bridging fault simulation device of optical router |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN211930796U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112751611A (en) * | 2021-01-04 | 2021-05-04 | 桂林电子科技大学 | Optical router bridging fault quantity detection method based on single fault model |
| CN113115136A (en) * | 2021-03-17 | 2021-07-13 | 桂林电子科技大学 | Optical router bridging fault positioning method based on single fault model |
-
2020
- 2020-04-16 CN CN202020568246.XU patent/CN211930796U/en active Active
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112751611A (en) * | 2021-01-04 | 2021-05-04 | 桂林电子科技大学 | Optical router bridging fault quantity detection method based on single fault model |
| CN112751611B (en) * | 2021-01-04 | 2022-03-15 | 桂林电子科技大学 | Optical router bridging fault quantity detection method based on single fault model |
| CN113115136A (en) * | 2021-03-17 | 2021-07-13 | 桂林电子科技大学 | Optical router bridging fault positioning method based on single fault model |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN211930796U (en) | Bridging fault simulation device of optical router | |
| CN111565339A (en) | Bridging fault simulation device and control method of optical router | |
| CN101141317B (en) | Automatic testing equipment and method for multiple JTAG chain | |
| US7721036B2 (en) | System and method for providing flexible signal routing and timing | |
| CN111260064A (en) | Knowledge inference method, system and medium based on knowledge graph of meta knowledge | |
| CN100575976C (en) | The test circuit and the method that are used for hierarchical core | |
| Hsu et al. | A new path-oriented effect-cause methodology to diagnose delay failures | |
| US7478261B2 (en) | Reconfigurable circuit with redundant reconfigurable cluster(s) | |
| CN111147131B (en) | Fault simulation device of optical router | |
| CN211352196U (en) | Fault simulation device of optical router | |
| US20150070048A1 (en) | Verifying partial good voltage island structures | |
| US20110167395A1 (en) | Timing Point Selection For A Static Timing Analysis In The Presence Of Interconnect Electrical Elements | |
| CN111025046B (en) | Test system, method for controlling matrix switch and storage medium | |
| Cota et al. | Redefining and testing interconnect faults in mesh nocs | |
| CN109800511A (en) | Correction method and system for maintaining time violation for finding optimal common point | |
| CN114157935A (en) | Dead fault simulation device of four-port optical router | |
| CN110909793B (en) | Decision forest system and decision forest reasoning method based on FPGA | |
| CN102445636B (en) | Method for testing Hex lines and diagonal interconnect switches thereof in FPGA (field-programmable gate array) | |
| CN116126401B (en) | Register configuration circuit, method and electronic equipment | |
| Zhu et al. | Implementation and Design of MRR Fault Simulator for Optical Router | |
| KR20190048648A (en) | Device for distributing CAN signal and apparatus for simulating CAN communication with the same | |
| US10156610B2 (en) | On-chip sequence profiler | |
| US6978428B2 (en) | Mode register in an integrated circuit that stores test scripts and operating parameters | |
| CN116859224A (en) | Method for testing configurable interconnection nodes in FPGA | |
| CN114114959A (en) | Rapid simulation system and simulation method for avionics system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |