CN211789028U - HEMT device - Google Patents

HEMT device Download PDF

Info

Publication number
CN211789028U
CN211789028U CN202020181248.3U CN202020181248U CN211789028U CN 211789028 U CN211789028 U CN 211789028U CN 202020181248 U CN202020181248 U CN 202020181248U CN 211789028 U CN211789028 U CN 211789028U
Authority
CN
China
Prior art keywords
substrate
hemt device
source electrode
layer
buffer layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202020181248.3U
Other languages
Chinese (zh)
Inventor
蔡仙清
刘胜厚
邹鹏辉
卢益锋
孙希国
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xiamen Sanan Integrated Circuit Co Ltd
Original Assignee
Xiamen Sanan Integrated Circuit Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xiamen Sanan Integrated Circuit Co Ltd filed Critical Xiamen Sanan Integrated Circuit Co Ltd
Priority to CN202020181248.3U priority Critical patent/CN211789028U/en
Application granted granted Critical
Publication of CN211789028U publication Critical patent/CN211789028U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Junction Field-Effect Transistors (AREA)

Abstract

The utility model discloses a HEMT device, which at least comprises a substrate, a buffer layer, a barrier layer which are arranged in a stacking way, and a source electrode, a grid electrode and a drain electrode which are formed on the barrier layer; and a source electrode back hole extending to the source electrode is formed in the back surface of the substrate back buffer layer, a heat-conducting medium layer is filled in the source electrode back hole, and the heat-conducting medium layer does not relate to the back surface covering the substrate. It has the following advantages: effectively lower the working junction temperature of the device, reduce the thermal resistance, improve the power density of the device and improve the reliability of the device.

Description

HEMT device
Technical Field
The utility model relates to a semiconductor device especially relates to a HEMT device.
Background
Since the twenty-first century, the electronic fields such as aerospace and communication have been developed rapidly, and the first-generation semiconductor represented by Ge and Si materials and the second-generation semiconductor represented by GaAs and InSb materials have been exposed to defects and defects, and thus, the practical requirements of engineering cannot be met under special application conditions such as high power, high temperature and wide frequency band. Therefore, the third generation semiconductor materials represented by GaN-based High Electron Mobility Transistors (HEMTs) have attracted much attention due to their large forbidden bandwidth, strong breakdown electric field, high electron saturation velocity and good thermal conductivity. The thermal conductivity of GaN is second to that of SiC, and because the lattice constants of the GaN and SiC are close, the GaN material can be grown on the semi-insulating SiC material, so that the characteristic of high thermal conductivity of SiC can be fully utilized, and the temperature change caused by the self-heating effect on the power HEMT device is lower.
While the reliability and power characteristics of power HEMT devices strongly depend on the channel temperature of the device in operation. The reported single gate refers to the power density of the device which is up to 30W/mm. In multi-gate finger devices, the power density obtained is less than that of single-gate fingers. This is mainly because of thermal effects, high temperature affects output characteristics and transfer characteristics of the device, and on-resistance of the device increases with increasing temperature, degrading device performance. Device performance is strongly affected by self-heating effects. The maximum channel temperature allowed by the device determines the design of a refrigeration system, device packaging and maximum DC/RF power limitation, so that the effective reduction of the thermal resistance of the power HEMT device is particularly important.
SUMMERY OF THE UTILITY MODEL
The utility model provides a HEMT device, it has overcome in the background art the not enough of prior art, can effectively reduce the operating temperature of HEMT device.
The utility model provides a technical scheme that its technical problem adopted is:
a HEMT device at least comprises a substrate, a buffer layer, a barrier layer, a source electrode, a grid electrode and a drain electrode, wherein the substrate, the buffer layer and the barrier layer are arranged in a stacked mode; the source electrode back hole extending to the source electrode is formed in the back face of the substrate back buffer layer, metal layers are arranged in the substrate back face and the source electrode back hole, a heat conducting medium layer formed by insulating heat conducting materials is filled in the source electrode back hole, and the heat conducting medium layer does not cover the back face of the substrate.
In one embodiment: the insulating heat conduction material is a nitride material.
In one embodiment: the nitride material is aluminum nitride.
In one embodiment: the insulating heat conduction material is diamond.
In one embodiment: the HEMT device is a GaN-based HEMT device.
In one embodiment: the substrate is a SiC substrate.
In one embodiment: the buffer layer is a GaN buffer layer.
In one embodiment: the barrier layer is an AlGaN buffer layer.
Compared with the background technology, the technical scheme has the following advantages:
the heat-conducting medium layer is filled in the back hole of the source electrode of the HEMT device, so that the working temperature of the device can be favorably distributed by the heat-conducting medium layer, the working junction temperature of the device is effectively reduced, the thermal resistance is reduced, the power density of the device is improved, and the reliability of the device is improved.
Drawings
The present invention will be further explained with reference to the drawings and examples.
Fig. 1 is a schematic structural diagram of an HEMT device with improved heat dissipation performance according to this embodiment.
Detailed Description
Referring to fig. 1, an HEMT device with improved heat dissipation performance at least includes a substrate 1, a buffer layer 2, a barrier layer 3, and a source 4, a gate 5, a drain 6 and a passivation layer 7 formed on the barrier layer 3; the passivation layer is arranged among the source electrode 4, the grid electrode 5 and the drain electrode 6; a source electrode back hole 10 extending to the source electrode 4 is arranged on the back surface of the substrate 1, which faces away from the buffer layer 2, a metal layer 8 is arranged in the substrate back surface and the source electrode back hole, and two-dimensional electron gas 9 is generated between the buffer layer 2 and the barrier layer 3. The source back hole 10 is filled with a heat conducting medium layer 20, and the heat conducting medium layer 20 does not cover the back surface of the substrate 1, i.e. the back surface of the substrate 1 is free of the heat conducting medium 20. The heat conducting medium layer 20 can also play a role in flattening the source electrode back hole 10, and meanwhile, when in packaging, the solder cannot be in contact with metal in the hole, so that the influence on the metal conductivity after the solder is in contact with the metal in the hole is avoided.
The HEMT device comprises a GaN (gallium nitride) -based HEMT device, wherein a substrate 1 is a SiC (silicon carbide) substrate, a buffer layer is a GaN (gallium nitride) buffer layer, and a barrier layer is an AlGaN (gallium aluminum nitride) buffer layer.
The heat conductive medium layer 20 is formed of an insulating heat conductive material including a nitride material or diamond.
In a preferred embodiment, the thermal conductive medium layer 20 may be formed by aluminum nitride deposition. An Atomic Layer Deposition (ALD) tool may be used. AlN has high thermal conductivity, various electrical properties (dielectric constant, dielectric loss, bulk resistivity, dielectric strength and the like), good mechanical properties, can be sintered at normal pressure, and can be used for subsequent device surface mounting packaging.
The utility model discloses a pack heat-conducting medium layer 20 in the source electrode back of the body hole of HEMT device, be favorable to distributing away the operating temperature of device by heat-conducting medium layer to effective low device junction temperature of working reduces the thermal resistance, improves device power density, improves the device reliability.
The above description is only a preferred embodiment of the present invention, and therefore the scope of the present invention should not be limited by this description, and all equivalent changes and modifications made within the scope and the specification of the present invention should be covered by the present invention.

Claims (8)

1. A HEMT device, characterized in that: the device at least comprises a substrate, a buffer layer, a barrier layer, and a source electrode, a gate electrode and a drain electrode which are stacked and formed on the barrier layer; the source electrode back hole extending to the source electrode is formed in the back face of the substrate back buffer layer, metal layers are arranged in the substrate back face and the source electrode back hole, a heat conducting medium layer formed by insulating heat conducting materials is filled in the source electrode back hole, and the heat conducting medium layer does not cover the back face of the substrate.
2. A HEMT device according to claim 1, wherein: the insulating heat conduction material is a nitride material.
3. A HEMT device according to claim 2, wherein: the nitride material is aluminum nitride.
4. A HEMT device according to claim 1, wherein: the insulating heat conduction material is diamond.
5. A HEMT device according to any one of claims 1 to 4, wherein: the HEMT device is a GaN-based HEMT device.
6. The HEMT device of claim 5, wherein: the substrate is a SiC substrate.
7. The HEMT device of claim 5, wherein: the buffer layer is a GaN buffer layer.
8. The HEMT device of claim 5, wherein: the barrier layer is an AlGaN buffer layer.
CN202020181248.3U 2020-02-18 2020-02-18 HEMT device Active CN211789028U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202020181248.3U CN211789028U (en) 2020-02-18 2020-02-18 HEMT device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202020181248.3U CN211789028U (en) 2020-02-18 2020-02-18 HEMT device

Publications (1)

Publication Number Publication Date
CN211789028U true CN211789028U (en) 2020-10-27

Family

ID=72907603

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202020181248.3U Active CN211789028U (en) 2020-02-18 2020-02-18 HEMT device

Country Status (1)

Country Link
CN (1) CN211789028U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113809030A (en) * 2021-11-16 2021-12-17 深圳市时代速信科技有限公司 Semiconductor device and method for manufacturing semiconductor device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113809030A (en) * 2021-11-16 2021-12-17 深圳市时代速信科技有限公司 Semiconductor device and method for manufacturing semiconductor device
CN113809030B (en) * 2021-11-16 2022-03-15 深圳市时代速信科技有限公司 Semiconductor device and method for manufacturing semiconductor device

Similar Documents

Publication Publication Date Title
JP5546099B2 (en) High voltage GaN transistor
JP5076278B2 (en) Field effect transistor
KR101101671B1 (en) Wide bandgap hemts with source connected field plates
JP5519930B2 (en) Wide band gap transistor including gate-source field plate
US7566918B2 (en) Nitride based transistors for millimeter wave operation
US10312176B2 (en) Semiconductor device
US9536965B2 (en) Heat spreader on GaN semiconductor device
EP1999794A1 (en) High efficiency and/or high power density wide bandgap transistors
CN109192710B (en) Heat dissipation structure for reducing GaN-based HEMT thermal resistance by graphene and preparation method
US20230036698A1 (en) Reverse blocking gallium nitride high electron mobility transistor
TWI434354B (en) Leakage barrier for gan based hemt active device
CN108615756A (en) Semiconductor devices
CN108376705B (en) GaN-based power device with inverted structure of graphene heat dissipation layer and preparation method thereof
WO2020253777A1 (en) Semiconductor device and preparation method thereof
Lei et al. High performance Ga 2 O 3 metal-oxide-semiconductor field-effect transistors on an AlN/Si substrate
CN109671768B (en) Low-junction-temperature high-voltage-resistance GaN heterojunction field effect transistor
CN211789028U (en) HEMT device
CN201820759U (en) Field effect transistor
CN107195674B (en) GaN HEMT cell structure with graphene buried source electrode and longitudinal grid electrode and preparation method
CN109390396B (en) High electron mobility transistor
KR20140112272A (en) High Electron Mobility Transistor and method of manufacturing the same
CN109742144B (en) Groove gate enhanced MISHEMT device and manufacturing method thereof
CN101924129B (en) Field effect transistor
CN108682663B (en) Flip structure and method for realizing high-efficiency heat dissipation of GaN-based HEMT (high Electron mobility transistor) by using graphene
CN110112208A (en) A kind of GaN heterojunction field effect transistor of the low junction temperature of high frequency

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant