CN210958329U - Control circuit for controlling and switching analog input mode - Google Patents

Control circuit for controlling and switching analog input mode Download PDF

Info

Publication number
CN210958329U
CN210958329U CN201922378159.8U CN201922378159U CN210958329U CN 210958329 U CN210958329 U CN 210958329U CN 201922378159 U CN201922378159 U CN 201922378159U CN 210958329 U CN210958329 U CN 210958329U
Authority
CN
China
Prior art keywords
resistor
signal
circuit
equivalent
switching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201922378159.8U
Other languages
Chinese (zh)
Inventor
戴墨桑
蔡新波
郭长东
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Sigriner Step Electric Co Ltd
Original Assignee
Shanghai Sigriner Step Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Sigriner Step Electric Co Ltd filed Critical Shanghai Sigriner Step Electric Co Ltd
Priority to CN201922378159.8U priority Critical patent/CN210958329U/en
Application granted granted Critical
Publication of CN210958329U publication Critical patent/CN210958329U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Electronic Switches (AREA)

Abstract

The embodiment of the utility model provides a control circuit of analog input mode is switched in control, and control circuit of analog input mode is switched in control includes: a switching circuit and a signal conditioning circuit; the switching circuit comprises a switching transistor and a gating end, wherein the gating end is used for receiving a gating signal, and the switching transistor is switched on or switched off based on the gating signal; the signal conditioning circuit comprises a first input end and a second input end, wherein the first input end is used for receiving an analog input signal; the switching transistor is connected between the second input end and the first input end in series, and when the switching transistor is conducted, the signal conditioning circuit is used for receiving the current signal and outputting a first preset analog quantity output voltage; when the switch transistor is turned off, the signal conditioning circuit is used for receiving the voltage signal and outputting a first preset analog quantity output voltage. The utility model discloses a receive gating signal and switch on or turn-off with the control switch transistor, be favorable to avoiding the signal disturbance that hardware change over switch leads to.

Description

Control circuit for controlling and switching analog input mode
Technical Field
The utility model relates to an electron field, in particular to control circuit of analog input mode is switched in control.
Background
Analog signal input is one of the main control modes in the existing signal control application. Taking the application of the frequency converter as an example, the frequency converter completes the control of the alternating current motor by receiving analog quantity voltage/current input signals from devices such as an external programmable control device, a sensor and the like.
How to receive the analog input signal and control the next circuit by using the analog input signal is a problem to be solved at present.
SUMMERY OF THE UTILITY MODEL
The embodiment of the utility model provides a control circuit of analog input mode is switched in control switches on or cuts off with the control switch transistor through receiving gating signal, is favorable to avoiding the signal disturbance that hardware change over switch leads to.
In order to solve the above technical problem, an embodiment of the present invention provides a control circuit for controlling switching analog input mode, wherein the control circuit includes: a switching circuit and a signal conditioning circuit; the switching circuit comprises a switching transistor and a gating end, wherein the gating end is used for receiving a gating signal, and the switching transistor is switched on or switched off based on the gating signal; the signal conditioning circuit comprises a first input end and a second input end, wherein the first input end is used for receiving an analog input signal, and the analog input signal comprises a voltage signal or a current signal; the switch transistor is connected in series between the second input end and the first input end, and when the switch transistor is switched on, the signal conditioning circuit is used for receiving the current signal and outputting a first preset analog quantity output voltage; when the switch transistor is turned off, the signal conditioning circuit is used for receiving the voltage signal and outputting the first preset analog quantity output voltage.
In addition, the control circuit for controlling and switching the analog input mode further comprises: the input end of the control module is connected with the first input end, the control module outputs the gating signal based on the type of the analog quantity input signal, the switch transistor is turned off when the analog quantity input signal is a voltage signal, and the switch transistor is turned on when the analog quantity input signal is a current signal.
In addition, the switching circuit further includes: a switching circuit connected between the gate terminal and the switching transistor, the switching circuit being turned on or off based on the gate signal; the first end of the switch circuit is used for receiving high level, and the second end of the switch circuit is grounded; when the switch circuit is switched on, the grid electrode of the switch transistor receives the high level, and when the switch circuit is switched off, the grid electrode of the switch transistor is grounded.
In addition, the switching circuit includes: the circuit comprises a first resistor, a second resistor, a third resistor, a fourth resistor and an optical coupler comprising a light emitter and a light receiver; the first end of the first resistor is electrically connected with the gating end, the second end of the first resistor is respectively connected with the anode of the light emitter and one end of the second resistor, and the cathode of the light emitter and the other end of the second resistor are grounded; the input end of the light receiver is connected with one end of the third resistor, the other end of the third resistor is used for receiving high level, the output end of the light receiver is respectively connected with the grid of the switch transistor and one end of the fourth resistor, and the other end of the fourth resistor is grounded; and the third resistance value is smaller than the fourth resistance value.
In addition, the switching circuit further includes a not gate connected between the gate terminal and the switching circuit.
In addition, the signal conditioning circuit comprises a conversion circuit, the conversion circuit comprises the first input end, the second input end and a first output end, and when the switching transistor is conducted, the conversion circuit is used for receiving the current signal and outputting a second preset analog quantity output voltage; when the switch transistor is turned off, the conversion circuit is used for receiving the voltage signal and outputting the second preset analog quantity output voltage.
In addition, the conversion circuit further comprises a fifth equivalent resistor, a seventh equivalent resistor and a ninth resistor; the fifth equivalent resistor is connected between the first input end and the seventh equivalent resistor in series, one end of the ninth resistor is connected with the switching transistor and the seventh equivalent resistor respectively, and the other end of the ninth resistor is grounded; the first output end is respectively connected with the fifth equivalent resistor and the seventh equivalent resistor.
In addition, the fifth equivalent resistance comprises a fifth resistance and a sixth resistance which are connected in series, and the seventh equivalent resistance comprises a seventh resistance and an eighth resistance which are connected in series.
In addition, the amplifying circuit comprises a tenth equivalent resistor, a thirteenth equivalent resistor, a fifteenth equivalent resistor, an eighteenth equivalent resistor and an operational amplifier; one end of the tenth equivalent circuit is connected with the first output end, the other end of the tenth equivalent circuit is respectively connected with one end of the thirteenth equivalent resistor and the non-inverting input end of the operational amplifier, and the other end of the thirteenth equivalent resistor is used for receiving bias voltage; one end of the fifteenth equivalent resistor is grounded, the other end of the fifteenth equivalent resistor is respectively connected with the inverting input end of the operational amplifier and one end of the eighteenth equivalent resistor, and the other end of the eighteenth equivalent resistor is connected with the output end of the operational amplifier.
In addition, the tenth equivalent resistance includes a tenth resistance, an eleventh resistance and a twelfth resistance which are connected in series in sequence, the thirteenth equivalent resistance includes a thirteenth resistance and a fourteenth resistance which are connected in series, the fifteenth equivalent resistance includes a fifteenth resistance, a sixteenth resistance and a seventeenth resistance which are connected in series in sequence, and the eighteenth equivalent resistance includes an eighteenth resistance and a nineteenth resistance which are connected in series.
In addition, the switching transistor is a MOS transistor.
Compared with the prior art, the embodiment of the utility model provides a technical scheme has following advantage:
the utility model discloses a receive gating signal and switch on or turn-off with the control switch transistor for signal conditioning circuit is suitable for receiving voltage signal or current signal and exports same predetermined voltage, is favorable to avoiding switching the analog input mode and the signal disturbance that leads to.
In addition, the gating signal is generated based on the type of the analog quantity input signal, so that the switching transistor can be switched on or off according to the type of the analog quantity input signal, and the automation level is improved.
In addition, the MOS tube has the characteristics of low conduction voltage drop, low temperature rise and small temperature drift in the practical application process and the like, and is favorable for ensuring the accuracy of the output signal of the control circuit.
Drawings
One or more embodiments are illustrated by way of example in the accompanying drawings, which correspond to the figures in which like reference numerals refer to similar elements and which are not to scale unless otherwise specified.
Fig. 1 is a schematic circuit diagram of a control circuit for controlling switching of analog input modes according to an embodiment of the present invention;
fig. 2 is a schematic circuit diagram of a control circuit for controlling switching of analog input modes according to another embodiment of the present invention;
FIG. 3 is an output characteristic of the switching transistor of FIG. 1;
fig. 4 is a temperature drift curve of the on-resistance of the switching transistor of fig. 1.
Detailed Description
In a traditional circuit design, a hardware switch in the form of a dial switch or the like is often used for switching an analog voltage/current input signal, but the circuit signal may be disturbed by the toggling and switching of the hardware switch.
In order to solve the above problem, an embodiment of the present invention provides a control circuit for controlling switching of analog input mode, wherein the switch transistor is turned on or turned off based on the received gating signal, and the signal conditioning circuit is turned on or turned off based on the switch transistor to receive the voltage signal or the current signal, thereby ensuring the stability of the circuit signal.
In order to make the purpose, technical solution and advantages of the embodiments of the present invention clearer, the embodiments of the present invention will be described in detail with reference to the accompanying drawings. However, it will be appreciated by those of ordinary skill in the art that in the embodiments of the present invention, numerous technical details are set forth in order to provide a better understanding of the present application. However, the technical solution claimed in the present application can be implemented without these technical details and various illustrations and modifications based on the following embodiments.
Fig. 1 is a schematic circuit diagram of a signal control circuit according to an embodiment of the present invention.
Referring to fig. 1, a control circuit for controlling switching of an analog input mode includes: a switching circuit (not shown) and a signal conditioning circuit (not shown); the switching circuit comprises a switching transistor Q1 and a gating end 111, wherein the gating end 111 is used for receiving a gating signal SEL, and the switching transistor Q1 is turned on or off based on the gating signal SEL; the signal conditioning circuit includes a first input terminal 121 and a second input terminal 122, the first input terminal 121 is used for receiving an analog input signal AI; the switching transistor Q1 is connected in series between the second input end 122 and the first input end 121, and when the switching transistor Q1 is turned on, the signal conditioning circuit is configured to receive the current signal and output a first preset analog output voltage; when the switching transistor Q1 is turned off, the signal conditioning circuit is configured to receive the voltage signal and output a first predetermined analog output voltage.
The signal control circuit provided by the embodiment of the present invention will be described in detail below with reference to the accompanying drawings. For the sake of simplicity, the control circuit that controls switching of the analog input mode is hereinafter referred to as a control circuit.
In practical applications of the control circuit, the analog input signal AI received by the first input end 121 is from an external structure, such as a Programmable Logic Controller (PLC) or a sensor; the input signal at the second input terminal 122 is related to the state of the switching transistor Q1, the analog input signal AI is received at the second input terminal 122 when the switching transistor Q1 is turned on, and no input signal is received at the second input terminal 122 when the switching transistor Q1 is turned off.
The analog input signal AI includes a voltage signal or a current signal, which is adjusted by the control circuit and converted into a desired output signal AIN, and then input to a lower circuit for further adjustment or used as a control signal to control a lower device, for example, the output signal AIN is transmitted to an analog-to-digital converter (adc) of a lower Micro Control Unit (MCU) and is processed by the MCU after being converted into a digital signal.
It should be noted that, since the output signal AIN of the control circuit is used as the control signal of the lower device, in order to ensure stable control of the lower circuit, the output signal AIN of the control circuit needs to be always within the preset range. Since the analog input signal AI includes a current signal or a voltage signal, the switching transistor Q1 needs to be turned on or off by adjusting the gating signal SEL, so that the control circuit can condition the voltage signal or the current signal, and the output signal AIN of the control circuit meets the preset requirement.
In this embodiment, the gate signal SEL includes a high level signal or a low level signal; it should be noted that the type of the gate signal SEL is related not only to the type of the analog input signal AI but also to the specific structure of the control circuit and the performance parameters of the respective components.
In this embodiment, the control circuit further includes a control module (not shown), an input end of the control module is connected to the first input end 121, and the control module outputs a gating signal SEL based on a type of the analog input signal AI; the switching transistor Q1 is turned off when the analog input signal AI is a voltage signal, and the switching transistor Q1 is turned on when the analog input signal AI is a current signal. In this way, the gating signal SEL is generated based on the type of the analog input signal AI, so that the switching transistor Q1 can be turned on or off according to the type of the analog input signal AI, which is beneficial to improving the automation level of the control circuit.
In this embodiment, the switching circuit includes a gate terminal 111, a switching transistor Q1, and a switching circuit 11 connected between the gate terminal 111 and the switching transistor Q1, the switching circuit 11 being turned on or off based on a gate signal SEL; the first terminal of the switch circuit 11 is used for receiving the high level VF2The second end is grounded; the gate of the switching transistor Q1 receives a high level V when the switching circuit 11 is turned onF2The gate of the switching transistor Q1 is grounded when the switching circuit 11 is turned off. In this manner, the gate signal SEL only needs to be responsible for turning on and off the switch circuit 11The control of the on-off state of the transistor Q1 is completed, which is beneficial to reducing the potential requirement of the gating signal SEL.
Specifically, the switch circuit 11 includes a first resistor R1, a second resistor R2, a third resistor R3, a fourth resistor R4, and an optical coupler K1 including a light emitter (not shown) and a light receiver (not shown); the first end of the first resistor R1 is connected with the gate end 111, the second end of the first resistor R1 is respectively connected with the anode of the light emitter and one end of the second resistor R2, and the cathode of the light emitter and the other end of the second resistor R2 are grounded; the input end of the light receiver is connected with one end of a third resistor R3, and the other end of the third resistor R3 is used for receiving a high level VF2The output end of the light receiver is respectively connected with the grid of the switching transistor Q1 and one end of a fourth resistor R4, and the other end of the fourth resistor R4 is grounded; the resistance value of the third resistor R3 is smaller than that of the fourth resistor R4. In this way, it is beneficial to avoid interference of other signals in the control circuit on the gate signal SEL, thereby ensuring that the switching transistor Q1 can be turned on or off according to the state of the gate signal SEL.
The switching transistor Q1 is a MOS transistor, specifically, an NMOS transistor. Thus, the accuracy of the output signal AIN of the control circuit is guaranteed.
The operating principle of the switching circuit is as follows: when the gating end 111 receives a gating signal SEL with a high level, the anode of the light emitter has the high level, and the light emitter is conducted and emits light; the light receiver is conducted after receiving the light emitted by the light emitter. Since the resistance of the third resistor R3 is smaller than the resistance of the fourth resistor R4, when the photodetector is turned on, the gate of the switching transistor Q1 receives the high level VF2The switching transistor Q1 is turned on. Accordingly, when the gate terminal 111 receives the low-level gate signal SEL, the positive electrode of the light emitter is at a low level, the light emitter is turned off and the light receiver is turned off, and the resistance of the turned-off light receiver is regarded as infinite, so that when the light receiver is turned off, the gate of the switching transistor Q1 is grounded, and the switching transistor Q1 is turned off.
In this embodiment, the first resistor R1 plays a role of current limiting; the second resistor R2 has the function of avoiding the noise signal from triggering the optical coupler K1 by mistake or causing the output oscillation of the optical coupler K1 and the like; in addition, the resistance of the first resistor R1 is 330 Ω, the resistance of the second resistor R2 is 5.1K Ω, the resistance of the third resistor R3 is 510 Ω, and the resistance of the fourth resistor R4 is 10K Ω.
In another embodiment of the present invention, referring to fig. 2, the switching circuit further includes a not gate 212 connected between the gate terminal 211 and the switch circuit 21.
In this embodiment, the control circuit further includes a converting circuit 12, the converting circuit 12 has a first input end 121, a second input end 122 and a first output end (not labeled), when the switching transistor Q1 is turned on, the converting circuit 12 is configured to receive the current signal and output a second preset analog output voltage; when the switching transistor Q1 is turned off, the converting circuit 12 is configured to receive the voltage signal and output a second preset analog output voltage. In this way, the converting circuit 12 converts the voltage signal or the current signal from the first input terminal 121 into a voltage signal with an equal magnitude, so that the output signal AIN of the lower stage circuit has better stability.
Specifically, the conversion circuit includes a fifth equivalent resistor (not labeled), a seventh equivalent resistor (not labeled) and a ninth resistor R9, the fifth equivalent resistor is connected in series between the first input end 121 and the seventh equivalent resistor, one end of the ninth resistor R9 is connected to the switching transistor Q1 and the seventh equivalent resistor, and the other end of the ninth resistor R9 is grounded; the first output end is respectively connected with the fifth equivalent resistor and the seventh equivalent resistor.
The fifth equivalent resistor comprises a fifth resistor R5 and a sixth resistor R6 which are connected in series, and the seventh equivalent resistor comprises a seventh resistor R7 and an eighth resistor R8 which are connected in series; in addition, the resistance of the fifth resistor R5 is 7.5K Ω, the resistance of the sixth resistor R6 is 100 Ω, the resistance of the seventh resistor R7 is 1.6K Ω, the resistance of the eighth resistor R8 is 680 Ω, the resistance of the ninth resistor R9 is 120 Ω, the amplitude of the voltage signal received by the first input terminal 121 is 0-10V, and the amplitude of the current signal is 0-20 mA.
In this embodiment, the control circuit further includes an amplifying circuit 13, and the amplifying circuit 13 receives the second preset output voltage and outputs the first preset analog output voltage. In this way, the amplitude of the output signal AIN meets the requirement of controlling the lower circuit.
Specifically, the amplifier circuit 13 is an in-phase proportional amplifier circuit. Amplifying circuit 13 bagIncluding a tenth equivalent resistor (not shown), a thirteenth equivalent resistor (not shown), a fifteenth equivalent resistor (not shown), an eighteenth equivalent resistor (not shown) and an operational amplifier U1; one end of the tenth equivalent circuit is connected with the first output end, the other end of the tenth equivalent circuit is respectively connected with one end of a thirteenth equivalent resistor and the non-inverting input end of the operational amplifier U1, and the other end of the thirteenth equivalent resistor is used for receiving the bias voltage VF1(ii) a One end of the fifteenth equivalent resistor is grounded, the other end of the fifteenth equivalent resistor is respectively connected with the inverting input end of the operational amplifier U1 and one end of the eighteenth equivalent resistor, and the other end of the eighteenth equivalent resistor is connected with the output end of the operational amplifier U1.
The tenth equivalent resistor comprises a tenth resistor R10, an eleventh resistor R11 and a twelfth resistor R12 which are sequentially connected in series, the thirteenth equivalent resistor comprises a thirteenth resistor R13 and a fourteenth resistor R14 which are connected in series, the fifteenth equivalent resistor comprises a fifteenth resistor R15, a sixteenth resistor R16 and a seventeenth resistor R17 which are sequentially connected in series, and the eighteenth equivalent resistor comprises an eighteenth resistor R18 and a nineteenth resistor R19 which are connected in series; in addition, the tenth resistor R10 has a resistance of 330K Ω, the eleventh resistor R11 has a resistance of 330K Ω, the twelfth resistor R12 has a resistance of 330K Ω, the thirteenth resistor R13 has a resistance of 100K Ω, the fourteenth resistor R14 has a resistance of 1M Ω, the fifteenth resistor R15 has a resistance of 330K Ω, the sixteenth resistor R16 has a resistance of 330K Ω, the seventeenth resistor R17 has a resistance of 330K Ω, the eighteenth resistor R18 has a resistance of 100K Ω, the nineteenth resistor R19 has a resistance of 1M Ω, the bias voltage V is VF1It was 0.3V.
The following verification of the effect of the control circuit by actual calculation:
when the analog input signal AI is a voltage signal of 0-10V, the output signal AIN is:
Figure BDA0002331099280000071
bringing in corresponding resistance values and bias voltages VF1The values are given as follows:
Figure BDA0002331099280000072
wherein, the voltage signal is 0-10V, and the output signal AIN is 0-2.97V.
When the analog input signal AI is a current signal of 0-20 mA, the output signal AIN is as follows:
Figure BDA0002331099280000081
bringing corresponding specific values of resistance and bias voltage VF1The values are given as follows:
Figure BDA0002331099280000082
wherein, VDSIs the conduction voltage drop of the switching transistor Q1. Referring to fig. 3 and 4, at normal temperature, when the current signal is 0-20 mA, the conduction voltage drop V of the switching transistor Q1DS(25℃)Less than or equal to 0.1V, and conduction current IDWhen AI is equal to or less than 20mA, the power consumption P of the switching transistor Q1 is increasedc≤VDS×ID2 mW; based on the average thermal resistance R of MOS transistorth(j-a)For example, 350K/W, the temperature change amount Δ of the switching transistor Q1T≤Rth(j-a)×Pc0.7 ℃, and the influence of the temperature variation of 0.7 ℃ on the performance of the switching transistor Q1 is negligible; when the ambient temperature is 40 ℃, RDSon≈1.05×RDSon(25℃)Converted into conduction voltage drop VDS=ID×RDSon=1.05×VDS(25℃)Less than or equal to 0.105V. The actual application environment temperature of the control circuit is usually not more than 40 ℃, and the current signal is 0-20 mA, so that when the analog input signal AI is a current signal of 0-20 mA, the range of the output signal AIN is 0-2.997V.
So, when making first input 121 receive 0 ~ 10V's voltage signal or 0 ~ 20 mA's current signal, output signal AIN is in 0 ~ 3V all the time, has better stability, is favorable to realizing the stable control to subordinate's equipment.
In this embodiment, the signal conditioning circuit is adapted to receive a voltage signal or a current signal and output the same preset voltage by receiving the gating signal SEL to control the switching transistor Q1 to be turned on or off, which is beneficial to avoiding signal disturbance caused by switching the analog input mode.
It will be understood by those skilled in the art that the foregoing embodiments are specific examples of the invention, and that various changes in form and details may be made therein without departing from the spirit and scope of the invention in its practical application. Various changes and modifications may be effected therein by one skilled in the art without departing from the spirit and scope of the invention as defined in the appended claims.

Claims (12)

1. A control circuit for controlling switching of an analog input mode, comprising: a switching circuit and a signal conditioning circuit;
the switching circuit comprises a switching transistor and a gating end, wherein the gating end is used for receiving a gating signal, and the switching transistor is switched on or switched off based on the gating signal;
the signal conditioning circuit comprises a first input end and a second input end, wherein the first input end is used for receiving an analog input signal, and the analog input signal comprises a voltage signal or a current signal; the switch transistor is connected in series between the second input end and the first input end, and when the switch transistor is switched on, the signal conditioning circuit is used for receiving the current signal and outputting a first preset analog quantity output voltage; when the switch transistor is turned off, the signal conditioning circuit is used for receiving the voltage signal and outputting the first preset analog quantity output voltage.
2. The control circuit according to claim 1, characterized by comprising: the input end of the control module is connected with the first input end, the control module outputs the gating signal based on the type of the analog quantity input signal, the switch transistor is turned off when the analog quantity input signal is a voltage signal, and the switch transistor is turned on when the analog quantity input signal is a current signal.
3. The control circuit for controlling switching of an analog quantity input mode according to claim 1 or 2, wherein the switching circuit further comprises: a switching circuit connected between the gate terminal and the switching transistor, the switching circuit being turned on or off based on the gate signal; the first end of the switch circuit is used for receiving high level, and the second end of the switch circuit is grounded; when the switch circuit is switched on, the grid electrode of the switch transistor receives the high level, and when the switch circuit is switched off, the grid electrode of the switch transistor is grounded.
4. The control circuit according to claim 3, wherein the switching circuit comprises: the circuit comprises a first resistor, a second resistor, a third resistor, a fourth resistor and an optical coupler comprising a light emitter and a light receiver; the first end of the first resistor is electrically connected with the gating end, the second end of the first resistor is respectively connected with the anode of the light emitter and one end of the second resistor, and the cathode of the light emitter and the other end of the second resistor are grounded; the input end of the light receiver is connected with one end of the third resistor, the other end of the third resistor is used for receiving high level, the output end of the light receiver is respectively connected with the grid of the switch transistor and one end of the fourth resistor, the other end of the fourth resistor is grounded, and the resistance value of the third resistor is smaller than that of the fourth resistor.
5. The control circuit of claim 3, wherein the switching circuit further comprises a NOT gate connected between the gate terminal and the switching circuit.
6. The control circuit according to claim 1, wherein the signal conditioning circuit comprises a switching circuit, the switching circuit comprises the first input terminal, the second input terminal and a first output terminal, and when the switching transistor is turned on, the switching circuit is configured to receive the current signal and output a second predetermined analog output voltage; when the switch transistor is turned off, the conversion circuit is used for receiving the voltage signal and outputting the second preset analog quantity output voltage.
7. The control circuit according to claim 6, wherein the conversion circuit further comprises a fifth equivalent resistor, a seventh equivalent resistor, and a ninth resistor; the fifth equivalent resistor is connected in series between the first input end and the seventh equivalent resistor, one end of the ninth resistor is connected with the switching transistor and the seventh equivalent resistor respectively, and the other end of the ninth resistor is grounded; the first output end is respectively connected with the fifth equivalent resistor and the seventh equivalent resistor.
8. The control circuit according to claim 7, wherein the fifth equivalent resistor comprises a fifth resistor and a sixth resistor connected in series, and the seventh equivalent resistor comprises a seventh resistor and an eighth resistor connected in series.
9. The control circuit for controlling switching of the analog input mode according to any one of claims 6 to 8, wherein the signal conditioning circuit comprises an amplifying circuit for receiving the second preset analog output voltage and outputting the first preset analog output voltage.
10. The control circuit for controlling switching of an analog quantity input mode according to claim 9, wherein the amplifying circuit includes a tenth equivalent resistor, a thirteenth equivalent resistor, a fifteenth equivalent resistor, an eighteenth equivalent resistor, and an operational amplifier; one end of the tenth equivalent circuit is connected with the first output end, the other end of the tenth equivalent circuit is respectively connected with one end of the thirteenth equivalent resistor and the non-inverting input end of the operational amplifier, and the other end of the thirteenth equivalent resistor is used for receiving bias voltage; one end of the fifteenth equivalent resistor is grounded, the other end of the fifteenth equivalent resistor is respectively connected with the inverting input end of the operational amplifier and one end of the eighteenth equivalent resistor, and the other end of the eighteenth equivalent resistor is connected with the output end of the operational amplifier.
11. The control circuit according to claim 10, wherein the tenth equivalent resistance comprises a tenth resistance, an eleventh resistance and a twelfth resistance connected in series in sequence, the thirteenth equivalent resistance comprises a thirteenth resistance and a fourteenth resistance connected in series, the fifteenth equivalent resistance comprises a fifteenth resistance, a sixteenth resistance and a seventeenth resistance connected in series in sequence, and the eighteenth equivalent resistance comprises an eighteenth resistance and a nineteenth resistance connected in series.
12. The control circuit according to claim 1, wherein the switching transistor is a MOS transistor.
CN201922378159.8U 2019-12-23 2019-12-23 Control circuit for controlling and switching analog input mode Active CN210958329U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201922378159.8U CN210958329U (en) 2019-12-23 2019-12-23 Control circuit for controlling and switching analog input mode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201922378159.8U CN210958329U (en) 2019-12-23 2019-12-23 Control circuit for controlling and switching analog input mode

Publications (1)

Publication Number Publication Date
CN210958329U true CN210958329U (en) 2020-07-07

Family

ID=71381259

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201922378159.8U Active CN210958329U (en) 2019-12-23 2019-12-23 Control circuit for controlling and switching analog input mode

Country Status (1)

Country Link
CN (1) CN210958329U (en)

Similar Documents

Publication Publication Date Title
CN104423409B (en) Closed loop control system, and an amplifier in combination with such a closed loop control system
JP2023550361A (en) Chip built-in RC oscillator, chip and communication terminal
US8206031B2 (en) PDM output temperature sensor
US7969204B1 (en) Sample hold circuit and method thereof for eliminating offset voltage of analog signal
WO2016141737A1 (en) Sampling clock generation circuit and analogue-to-digital converter
CN101986570B (en) Analog-to-digital converter (ADC) and sample-and-hold circuit thereof
ATE233002T1 (en) ARCHITECTURE FOR AN INPUT/OUTPUT DEVICE TO HANDLE DIFFERENT SIGNAL CHARACTERISTICS
CN106059506B (en) RF signal power amplifying circuit
CN103066996A (en) Oscillator and self-calibration method thereof
CN109861690B (en) Output feedback clock duty ratio adjusting device, method and system
CN210958329U (en) Control circuit for controlling and switching analog input mode
CN100589319C (en) Power amplifier temperature compensation device and method
KR101996505B1 (en) Sensor signal processing device and readout integrated circuit comprising the sensor signal processing device
TW201123722A (en) Output stage, calibration and control method of signal slew rate and control method of signal amplitude
CN112583412A (en) Digital-to-analog conversion circuit and digital-to-analog converter
CN204967796U (en) Be applied to high -speed adc's high linearity incoming signal buffer
KR101070118B1 (en) Analog circuit with improved response speed feature
CN103744463B (en) The variable reference power supply of dutycycle can be detected
CN203747798U (en) Sampling switch circuit
CN113485506B (en) Voltage current generator, generating method and generator application system
US20150256191A1 (en) Control method of d/a converter, d/a converter, control method of a/d converter, and a/d converter
TWI497257B (en) Frequency modulating circuit of cpu
CN212785316U (en) Bootstrap switch structure without influencing service life of device
CN204145433U (en) RC filter digital tuning circuitry
CN103762985A (en) Sampling hold circuit

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant